H8SSLASH2218 datasheet(252/750 Pages) RENESAS

252 / 750 page

Section 7 DMA Controller (DMAC)

Rev.6.00 Jun. 03, 2008 Page 204 of 698

REJ09B0074-0600

Resumption of

transfer on interrupted

channel

Set DTME bit to 1

Transfer continues

[1]

[2]

DTE = 1

DTME = 0

Transfer ends

Yes

[1]

[2]

Check that DTE = 1 and

DTME = 0 in DMABCRL

Write 1 to the DTME bit.

Figure 7.21 Example of Procedure for Continuing Transfer on Channel Interrupted by

NMI Interrupt

7.4.13

Forced Termination of DMAC Operation

If the DTE bit for the channel currently operating is cleared to 0, the DMAC stops on completion

of the 1-byte or 1-word transfer in progress. DMAC operation resumes when the DTE bit is set to

1 again. In full address mode, the same applies to the DTME bit. Figure 7.22 shows the procedure

for forcibly terminating DMAC operation by software.

Forced termination

of DMAC

Clear DTE bit to 0

Forced termination

[1]

Clear the DTE bit in DMABCRL to 0.

If you want to prevent interrupt generation after

forced termination of DMAC operation, clear the

DTIE bit to 0 at the same time.

Figure 7.22 Example of Procedure for Forcibly Terminating DMAC Operation

H8S/2218 数据表(PDF) 252 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 252 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载