| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2225 数据表(PDF) 439 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2225 数据表(HTML) 439 Page - Renesas Technology Corp |
|
439 / 1071 page ![]() Section 10 I/O Ports Rev. 5.00 Aug 08, 2006 page 353 of 982 REJ09B0054-0500 • PF3/LWR/ADTRG/IRQ3 The pin functions are switched as shown below according to the combination of operating mode and the PF3DDR bit. Operating mode Modes 4 to 6 Mode 7 Bus mode 16-bit bus mode 8-bit bus mode PF3DDR 0101 PF3 input pin PF3 output pin PF3 input pin PF3 output pin ADTRG input pin*1 Pin functions LWR output pin IRQ3 input pin*2 Notes: 1. When TRGS0 and TRGS1 are set to 1, this pin is ADTRG input. 2. When this pin is used as an external interrupt pin, do not specify other functions. • PF2/WAIT The pin functions are switched as shown below according to the combination of operating mode, the WAITE bit, and the PF2DDR bit. Operating mode Modes 4 to 6 Mode 7 WAITE 0 1 PF2DDR 0 1 01 Pin functions PF2 input pin PF2 output pin WAIT input pin PF2 input pin PF2 output pin • PF1/BACK/BUZZ The pin functions are switched as shown below according to the combination of operating mode, the BUZZ bit in PFCR, and the PF1DDR bit. Operating mode Modes 4 to 6 Mode 7 BRLE 0 1 BUZZE 0 1 01 PF1DDR 0 1 01 Pin functions PF1 input pin PF1 output pin BUZZ output pin BACK output pin PF1 input pin PF1 output pin BUZZ output pin |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |