数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 31 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 31 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 27Page - Renesas Technology Corp H8S/2225 Datasheet HTML 28Page - Renesas Technology Corp H8S/2225 Datasheet HTML 29Page - Renesas Technology Corp H8S/2225 Datasheet HTML 30Page - Renesas Technology Corp H8S/2225 Datasheet HTML 31Page - Renesas Technology Corp H8S/2225 Datasheet HTML 32Page - Renesas Technology Corp H8S/2225 Datasheet HTML 33Page - Renesas Technology Corp H8S/2225 Datasheet HTML 34Page - Renesas Technology Corp H8S/2225 Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 1071 page
background image
Rev. 5.00 Aug 08, 2006 page xxxi of lxxxvi
Item
Page
Revision (See Manual for Details)
15.3.5 Serial Mode Register
(SMR)
556
Bit
Bit Name
Initial
Value
R/W
Description
6
BLK
0
R/W
When this bit is set to 1, the SCI operates in block
transfer mode. For details on block transfer mode,
refer to section 15.7.3, Block Transfer Mode.
0: Normal smart card interface mode operation
(initial value)
• Error signal transmission, detection, and
automatic data retransmission are performed.
• The TXI interrupt is generated by the TEND
flag.
• The TEND flag is set 12.5 etu (11.0 etu in the
GSM mode) after transmission starts.
1: Operation in block transfer mode
• Error signal transmission, detection, and
automatic data retransmission are not
performed.
• The TXI interrupt is generated by the TDRE
flag.
• The TEND flag is set 11.5 etu (11.0 etu in the
GSM mode) after transmission starts.
15.3.7 Serial Status
Register (SSR)
565
• Normal Serial Communication Interface Mode (When
SMIF in SCMR is 0)
Bit 2 TEND description amended
[Clearing conditions] ...
• When the DMAC*
2 or the DTC*3 is
...
569
• Smart Card Interface Mode (When SMIF in SCMR is 1)
Bit 2 TEND description amended
[Setting conditions]
• When the TE bit in SCR is 0 ...
• When the ERS bit is 0 and the TDRE bit is 1 after the
specified interval following transmission of 1-byte data. ...
[Clearing conditions] ...
• When the DMAC*
2 or the DTC*3 is
...
572 to
574
Note *3 added to items of "operating frequency
φ (MHz)"
2*
3
2.097152*
3
2.4576*
3
3*
3
3.6864*
3
4*
3
4.9152*
3
5*
3
6*
3
6.144*
3
7.3728*
3
8*
3
9.8304*
3
15.3.9 Bit Rate Register
(BRR)
Table 15.3 BRR Setting for
Various Bit Rates
(Asynchronous Mode)
575
Note 3 added
Note: 3. The H8S/2258 Group is out of operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com