H8SSLASH2225 datasheet(608/1071 Pages) RENESAS

608 / 1071 page

Section 14 IEBus™ Controller (IEB) [H8S/2258 Group]

Rev. 5.00 Aug 08, 2006 page 522 of 982

REJ09B0054-0500

14.3.21 IEBus Receive Status Register (IERSR)

IERSR detects receive data ready, receive start, transmit/receive normal completion, or receive

completion with an error. Each status flag in IERSR corresponds to a bit in the IEIER that

enables/disables each interrupt.

Bit

Bit Name

Initial

Value

R/W

Description

RxRDY

R/W

Receive Data Ready

Indicates that the receive data is stored in IERBR and that

the receive data can be read. This flag is automatically

cleared by DTC* data transfer. When data is transmitted by

the CPU, this flag must be cleared by software.

[Setting condition]

When data reception has been completed normally and

receive data has been loaded to IERBR.

[Clearing conditions]

• When writing 0 after reading RxRDY = 1

• When IERBR data is read by the DTC by a RxRDY

request.

Note: This flag cannot be cleared on the end byte of the

DTC transfer.

6 to 3



All 0



Reserved

These bits are always read as 0 and cannot be modified.

RxS

R/W

Receive Start Detection

Indicates that the IEB starts reception.

[Setting conditions]

• Master reception: When the message length field has

been received from the slave unit correctly after the

arbitration is won and the control field transmission is

completed

• Slave reception: When the message length field has

been received from the master unit correctly

[Clearing condition]

When writing 0 after reading RxS = 1

H8S/2225 数据表(PDF) 608 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 608 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载