数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 747 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 747 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 743Page - Renesas Technology Corp H8S/2225 Datasheet HTML 744Page - Renesas Technology Corp H8S/2225 Datasheet HTML 745Page - Renesas Technology Corp H8S/2225 Datasheet HTML 746Page - Renesas Technology Corp H8S/2225 Datasheet HTML 747Page - Renesas Technology Corp H8S/2225 Datasheet HTML 748Page - Renesas Technology Corp H8S/2225 Datasheet HTML 749Page - Renesas Technology Corp H8S/2225 Datasheet HTML 750Page - Renesas Technology Corp H8S/2225 Datasheet HTML 751Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 747 / 1071 page
background image
Section 16 I
2C Bus Interface (IIC) (Option)
Rev. 5.00 Aug 08, 2006 page 661 of 982
REJ09B0054-0500
Set WAIT = 1 (ICMR)
Clear IRIC flag in ICCR
Set ACKB = 0 (ICSR)
Set TRS = 0 (ICCR)
Read ICDR
Read IRIC flag in ICCR
IRIC = 1?
No
Yes
Yes
No
[1]
Set to receive mode
[2]
Receive start, dummy read.
[7]
Set acknowledge data for final receive.
[9]
Set TRS to generate stop condition.
[11] Clear IRIC flag (cancel wait state).
[16] Read final receive data.
[15] Cancel wait mode
Clear IRIC flag. (IRIC flag should be
cleared when WAIT = 0.)
[17] Generate stop condition.
[12] Wait for end of reception of 1 byte.
(IRIC set at rising edge of 9th clock cycle)
Clear IRIC flag in ICCR
Set ACKB = 1 (ICSR)
Set TRS = 1 (ICCR)
Read IRIC flag in ICCR
Set WAIT = 0 (ICMR)
Clear IRIC flag in ICCR
Read ICDR
IRIC = 1?
Write BBSY = 0
and SCP = 0 (ICCR)
End
Master receive mode
[3]
Receive wait state (IRIC set at falling edge
of 8th clock cycle)
Figure 16.11 Flowchart for Master Receive Mode (Receiving 1 Byte) (WAIT = 1)
(Example)
The procedure for receiving data sequentially, using the wait states (WAIT bit) for
synchronization with ICDR (ICDRR) read operations, is described below.
The procedure below describes the operation for receiving multiple bytes. Note that some of the
steps are omitted when receiving only 1 byte. Refer to figure 16.11 for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com