数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 138 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 138 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 134Page - Renesas Technology Corp SH7708 Datasheet HTML 135Page - Renesas Technology Corp SH7708 Datasheet HTML 136Page - Renesas Technology Corp SH7708 Datasheet HTML 137Page - Renesas Technology Corp SH7708 Datasheet HTML 138Page - Renesas Technology Corp SH7708 Datasheet HTML 139Page - Renesas Technology Corp SH7708 Datasheet HTML 140Page - Renesas Technology Corp SH7708 Datasheet HTML 141Page - Renesas Technology Corp SH7708 Datasheet HTML 142Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 633 page
background image
120
6.5
Interrupt Response Time
The time from generation of an interrupt request until interrupt exception handling is performed
and fetching of the first instruction of the exception handler is started (the interrupt response time)
is shown in table 6.6. Figure 6.4 shows an example of pipeline operation when an IRL interrupt is
accepted. When SR.BL is 1, interrupt exception handling is masked, and is kept waiting until
completion of an instruction that clears BL to 0.
Table 6.6
Interrupt Response Time
Number of States
Item
NMI
IRL
Supporting
Modules
Notes
Time for priority
decision and SR mask
bit comparison
0.5
× Icyc
+ 0.5
× Bcyc
+ 0.5
× Pcyc
0.5
× Icyc
+ 0.5
× Bcyc
+ 2
× Pcyc
0.5
× Icyc
+ 1.5
× Pcyc
Wait time until end of
sequence being
executed by CPU
X (
≥ 0) × Icyc
X (
≥ 0) × Icyc
X (
≥ 0) × Icyc
Interrupt exception
handling is kept waiting
until the executing
instruction ends. If the
number of instruction
execution states is S*1,
the maximum wait time
is:
X = S – 1. However, if
BL is set to 1 by
instruction execution or
by an exception,
interrupt exception
handling is deferred
until completion of an
instruction that clears
BL to 0. If the following
instruction masks
interrupt exception
handling, the handling
may be further deferred.
Time from interrupt
exception handling
(save of SR and PC)
until fetch of first
instruction of
exception handler is
started
5
× Icyc
5
× Icyc
5
× Icyc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com