数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 157 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 157 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 153Page - Renesas Technology Corp SH7708 Datasheet HTML 154Page - Renesas Technology Corp SH7708 Datasheet HTML 155Page - Renesas Technology Corp SH7708 Datasheet HTML 156Page - Renesas Technology Corp SH7708 Datasheet HTML 157Page - Renesas Technology Corp SH7708 Datasheet HTML 158Page - Renesas Technology Corp SH7708 Datasheet HTML 159Page - Renesas Technology Corp SH7708 Datasheet HTML 160Page - Renesas Technology Corp SH7708 Datasheet HTML 161Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 633 page
background image
139
ASID = H'70, after execution of the instruction at address H'00037226 with ASID = H'80.
3. Data access cycle break condition setting
BRCR = H'0080: Independent channel A and B conditions, data break enable
Channel A:
BASRA = H'80:
ASID H'80
BARA = H'00123456:
Address H'00123456
BAMRA = H'00:
Address mask H'00
BBRA = H'0024:
Bus cycle, data access, read (operand size not
included in conditions)
Channel B:
BASRB = H'70:
ASID H'70
BARB = H'000ABCDE: Address H'000ABCDE
BAMRB = H'02:
Address mask H'02
BBRB = H'002A:
Bus cycle, data access, write, word
BDRB = H'0000A512:
Data H'0000A512, (data break enable)
BDMRB = H'00000000: Data mask H'00000000
For channel A, a user break trap occurs when ASID = H'80 and a longword read is performed
at address H'00123454, a word read is performed at address H'00123456, or a byte read is
performed at address H'00123456.
For channel B, a user break trap occurs when ASID = H'70 and H'A512 is written anywhere in
addresses H'000AB000 to H'000ABFFE.
4. Instruction fetch cycle break condition setting (example of setting error)
BRCR = H'0000: Independent channel A and B conditions, pre-execution for channel A, pre-
execution for channel B
Channel A:
BASRA = H'80:
ASID H'80
BARA = H'00027128
Address H'00027128
BAMRA = H'00:
Address mask H'00
BBRA = H'001A:
Bus cycle, instruction fetch (pre-execution),
write, word
Channel B:
BASRB = H'70:
ASID H'70
BARB = H'00031415
Address H'00031415
BAMRB = H'00:
Address mask H'00
BBRB = H'0014:
Bus cycle, instruction fetch (pre-execution),
read, (operand size not included in conditions)
BDRB = H'00000000:
Data H'00000000
BDMRB = H'00000000: Data mask H'00000000
For channel A, a user break trap does not occur since an instruction fetch is not a write cycle.
For channel B, a user break trap does not occur since an instruction fetch is performed on an
even address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com