数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 180 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 180 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 176Page - Renesas Technology Corp SH7708 Datasheet HTML 177Page - Renesas Technology Corp SH7708 Datasheet HTML 178Page - Renesas Technology Corp SH7708 Datasheet HTML 179Page - Renesas Technology Corp SH7708 Datasheet HTML 180Page - Renesas Technology Corp SH7708 Datasheet HTML 181Page - Renesas Technology Corp SH7708 Datasheet HTML 182Page - Renesas Technology Corp SH7708 Datasheet HTML 183Page - Renesas Technology Corp SH7708 Datasheet HTML 184Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 633 page
background image
162
9.3
Clock Operating Modes
Table 9.3 shows the relationship between the mode control pin (MD2–MD0) combinations and the
clock operating modes. Table 9.4 shows the usable frequency ranges in the clock operating modes.
Table 9.3
Clock Operating Modes
Pin Values
Clock I/O
PLL2
Div-
PLL1
Divider 1 Divider 2 CKIO
ModeMD2 MD1 MD0 Source Output
On/Off ider 3 On/Off Input
Input
Frequency
0
0
0
0
EXTAL CKIO
On
multi-
plication
ratio: 1
Off
ON
PLL1
output
PLL1
(EXTAL)
1
0
0
1
EXTAL CKIO
On
multi-
plication
ratio: 4
Off
ON
PLL1
output
PLL1
(EXTAL)
× 4
2
0
1
0
Crystal
oscillator
CKIO
On
multi-
plication
ratio: 4
Off
On
PLL1
output
PLL1
(Crystal)
× 4
3
0
1
1
EXTAL CKIO
On
multi-
plication
ratio: 1
Off
Off
(initial
value)
PLL2
output
PLL2
(EXTAL)
× 1
On
PLL1
output
4
1
0
0
Crystal
oscillator
CKIO
On
multi-
plication
ratio: 1
Off
Off
(initial
value)
PLL2
output
PLL2
(Crystal)
× 1
On
PLL1
output
7
1
1
1
CKIO
Off
Off
On
PLL1
output
PLL1
(CKIO)
Mode 0: An external clock is input from the EXTAL pin and undergoes waveform shaping by
PLL circuit 2 before being supplied inside the SH7708 Series. PLL circuit 1 is constantly on, and
there are no frequency range restrictions compared to mode 3. An input clock frequency of 8 MHz
to 60 MHz(SH7708, SH7708S) or 16 MHz to 60 MHz(SH7708R) can be used, and the CKIO
frequency range is 8 MHz to 60 MHz(SH7708, SH7708S) or 16 MHz to 60 MHz(SH7708R).
As PLL circuit 1 compensates for fluctuations in the CKIO pin load, this mode is suitable for
connection of synchronous DRAM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com