数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 209 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 209 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 205Page - Renesas Technology Corp SH7708 Datasheet HTML 206Page - Renesas Technology Corp SH7708 Datasheet HTML 207Page - Renesas Technology Corp SH7708 Datasheet HTML 208Page - Renesas Technology Corp SH7708 Datasheet HTML 209Page - Renesas Technology Corp SH7708 Datasheet HTML 210Page - Renesas Technology Corp SH7708 Datasheet HTML 211Page - Renesas Technology Corp SH7708 Datasheet HTML 212Page - Renesas Technology Corp SH7708 Datasheet HTML 213Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 633 page
background image
191
Table 10.1
Pin Configuration (Preliminary) (cont)
Pin Name
Signal
I/O
Description
Data enable 0
DQMLL/
WE0
O
When synchronous DRAM is used, selects D7–D0.
For other memory, D7–D0 write strobe signal.
Data enable 1
DQMLU/
WE1
O
When synchronous DRAM is used, selects D15–D8.
When PCMCIA is used, strobe signal that indicates
the write cycle. For other memory, D15–D8 write
strobe signal.
Data enable 2
DQMUL/
WE2/
ICIORD
O
When synchronous DRAM is used, selects D23–
D16. For other memory, D23–D16 write strobe
signal. For PCMCIA, strobe signal indicating I/O
read.
Data enable 3
DQMUU/
WE3/
ICIOWR
O
When synchronous DRAM is used, selects D31–
D24. For other memory, D31–D24 write strobe
signal. For PCMCIA, strobe signal indicating I/O
write.
Read
RD
O
Strobe signal indicating read cycle
Wait
WAIT
I
Wait state request signal (synchronous signal)
16-bit I/O
IOIS16
I
Signal indicating PCMCIA 16-bit I/O. Valid only in
little-endian mode. (Fix low in big-endian mode.)
Clock enable
CKE
O
Connected to clock enable control signal of
synchronous DRAM
Bus release
request
BREQ
I
Bus release request signal
Bus release
acknowledgment
BACK
O
Bus release acknowledge signal
Area 0 bus width,
PCMCIA card
select
MD3/
CE2A*
1,
MD4/
CE2B*
2
I/O
Signal controlling bus width of physical space area
0. When PCMCIA is used,
CE2A and CE2B.
Endian switching/
low address strobe
MD5/
RAS2*
3
I/O
Signal setting endian for all spaces on reset. When
area 2 DRAM is connected, area 2 DRAM
RAS
signal
Notes: 1. MD3/
CE2A input/output switching is performed by BCR1.A5PCM. Output is selected
when BCR1.A5PCM = 1.
2. MD4/
CE2B input/output switching is performed by BCR1.A6PCM. Output is selected
when BCR1.A6PCM = 1.
3. MD5/
RAS2 input/output switching is performed by BCR1.DRAMTP. Output is selected
when BCR1.DRAMTP (2–0) = 101.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com