SH7708 datasheet(248/633 Pages) RENESAS

248 / 633 page

230

When synchronous DRAM is connected, the

RAS signal, CAS signal, RD/WR signal, and byte

control signals DQMHH, DQMHL, DQMLH, and DQMLL are all asserted and addresses

multiplexed. Control of

RAS, CAS, data timing, and address multiplexing is set with MCR.

When DRAM is connected, the

RAS2 signal, CAS2H signal, CAS2L signal, and RD/WR signal

are all asserted and addresses multiplexed. Control of

RAS2, CAS, data timing, and address

multiplexing is set with DCR.

Area 3: Area 3 physical address bits A28–A26 are 011. Address bits A31–A29 are ignored and

the address range is H'0C000000 + H'20000000

× n – H'0FFFFFFF + H'20000000 × n (n = 0–6, n

= 1–6 is the shadow space).

Normal memories like SRAM and ROM, as well as DRAM, pseudo-SRAM, and synchronous

DRAM, can be connected to this space. Byte, word or longword can be selected as the bus width

using the A3SZ1–A3SZ0 bits in BCR2 for normal memory. For DRAM and pseudo-SRAM, word

or longword can be selected using the SZ bit in MCR. When synchronous DRAM is connected,

set to longword using the SZ bit in MCR.

When area 3 space is accessed,

CS3 is asserted.

When normal memories are connected, the

RD signal that can be used as OE and the WE0–WE3

signals for write control are asserted and the number of bus cycles is selected between 0 and 3 wait

cycles using the A3W1–A3W0 bits in WCR2. When normal memory is connected, only, any

number of waits can be inserted in each bus cycle by means of the external wait pin (

WAIT).

When synchronous DRAM is connected, the

RAS signal, CAS signal, RD/WR signal, and byte

control signals DQMHH, DQMHL, DQMLH, and DQMLL are all asserted and addresses

multiplexed. When DRAM is connected, the

RAS signal, CASHH signal, CASHL signal, CASLH

signal,

CASLL signal, and RD/WR signal are all asserted and addresses multiplexed. When

pseudo-SRAM is connected, the

CE signal, OE/RFSH signal, and WE0, WE1, WE2, and WE3

signals are asserted. For all of these, control of

RAS , CAS , and data timing and of address

multiplexing is set with MCR.

Area 4: Area 4 physical address bits A28–A26 are 100. Address bits A31–A29 are ignored and

the address range is H'10000000 + H'20000000

× n – H'13FFFFFF + H'20000000 × n (n = 0–6, n

= 1–6 is the shadow space).

Only normal memories like SRAM and ROM can be connected to this space. Byte, word, or

longword can be selected as the bus width using the A4SZ1–A4SZ0 bits in BCR2. When the area

4 space is accessed, the

CS4 signal is asserted. The RD signal that can be used as OE and the

WE0–WE3 signals for write control are also asserted. The number of bus cycles is selected

between 0 and 10 wait cycles using the A4W2–A4W0 bits in WCR2. Also, any number of waits

can be inserted in each bus cycle by means of the external wait pin (

WAIT).

SH7708 数据表(PDF) 248 Page - Renesas Technology Corp

SH7708 数据表(HTML) 248 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载