H8SLASH3003 datasheet(201/715 Pages) RENESAS

201 / 715 page

8.2.4 Data Transfer Control Registers (DTCR)

A data transfer control register (DTCR) is an 8-bit readable/writable register that controls the

operation of one DMAC channel.

The DTCRs are initialized to H'00 by a reset and in standby mode.

Bit 7—Data Transfer Enable (DTE): Enables or disables data transfer on a channel. When the

DTE bit is set to 1, the channel waits for a transfer to be requested, and executes the transfer when

activated as specified by bits DTS2 to DTS0 . When DTE is 0, the channel is disabled and does

not accept transfer requests. DTE is set to 1 by reading the register when DTE is 0, then writing 1.

Bit 7

DTE

Description

Data transfer is disabled. In I/O mode or idle mode, DTE is cleared to 0

(Initial value)

when the specified number of transfers have been completed.

Data transfer is enabled

If DTIE is set to 1, a CPU interrupt is requested when DTE is cleared to 0.

Bit

Initial value

Read/Write

DTE

R/W

DTSZ

R/W

DTID

R/W

RPE

R/W

DTIE

R/W

DTS0

R/W

DTS2

R/W

DTS1

R/W

Data transfer enable

Enables or disables

data transfer

Data transfer interrupt enable

Enables or disables the CPU interrupt

at the end of the transfer

Data transfer select

These bits select the data

transfer activation source

Data transfer size

Selects byte or

word size

Data transfer

increment/decrement

Selects whether to

increment or decrement

the memory address

Repeat enable

Selects repeat

mode

183

H8/3003 数据表(PDF) 201 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 201 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载