H8SLASH3003 datasheet(317/715 Pages) RENESAS

317 / 715 page

Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PWM mode.

Bit 0

PWM0

Description

Channel 0 operates normally

(Initial value)

Channel 0 operates in PWM mode

When bit PWM0 is set to 1 to select PWM mode, pin TIOCA0 becomes a PWM output pin. The

output goes to 1 at compare match with general register A0 (GRA0), and to 0 at compare match

with general register B0 (GRB0).

10.2.4 Timer Function Control Register (TFCR)

TFCR is an 8-bit readable/writable register that selects complementary PWM mode, reset-

synchronized PWM mode, and buffering for channels 3 and 4.

TFCR is initialized to H'C0 by a reset and in standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bit

Initial value

Read/Write

—

CMD1

R/W

CMD0

R/W

BFB4

R/W

BFA3

R/W

BFA4

R/W

BFB3

R/W

Reserved bits

Combination mode 1/0

These bits select complementary

PWM mode or reset-synchronized

PWM mode for channels 3 and 4

Buffer mode B4 and A4

These bits select buffering of

general registers (GRB4 and

GRA4) by buffer registers

(BRB4 and BRA4) in channel 4

Buffer mode B3 and A3

These bits select buffering

of general registers (GRB3

and GRA3) by buffer

registers (BRB3 and BRA3)

in channel 3

299

H8/3003 数据表(PDF) 317 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 317 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载