| 数据搜索系统,热门电子元器件搜索 |
|
FS401LF 数据表(PDF) 15 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
FS401LF 数据表(HTML) 15 Page - List of Unclassifed Manufacturers |
|
15 / 104 page ![]() FS401, FS403 PRODUCT SPECIFICATION REV. NO. 1.7 15 JANUARY 24, 2007 COPYRIGHT © 1999 FOCUS ENHANCEMENTS, INC. Pin Name Pin Number FS401/FS403 Type/Value Pin Function Description Frame Buffer Port D15-0 79-76,73-62/ 100-97,94- 91,88-81 TTL input/ LVTTL output Data port, frame store memory. 16-bit data bus for 16Mb SDRAM. A11-0 94-83/ 118-107 LVTTL output Address port, frame store memory. 12-bit address bus for 16Mb SDRAM. RAS\ 60/78 LVTTL output Row address strobe. RAS\ output for 16Mb SDRAM frame store memory. CAS\ 61/79 LVTTL output Column address strobe. CAS\ output for 16Mb SDRAM frame store memory. WE\ 58/76 LVTTL output Write enable. WE\ output for 16Mb SDRAM frame store memory. DQM 57/75 LVTTL output Data Qualify. Qualify data for 16Mb SDRAM frame store read/write operations. State is set by the memory access mode: DQM = L, enables memory outputs for read operations and exposes memory inputs for write operations; DQM = H, disables memory outputs and masks memory inputs RAMCK_IN 100/127 TTL input Frame store clock input. Frame store input clock to be routed to RAMCK_OUT if RAMCK_SEL\ = L. RAMCK_SEL\ 98/125 TTL input Frame store clock select. Selects either internal or external clock for 16Mb SDRAM frame store memory. If RAMCK_SEL\ = H, the internal clock synthesized from OSC1 is selected. With RAMCK_SEL\ = L, the RAMCK_IN input is selected. RAMCK_OUT 99/126 LVTTL output Frame store clock output. RAMCK_OUT for 16Mb SDRAM frame store memory. Serial Port SIOA 10/7 25/31 TTL input Serial address length select. Selects the length of the serial address: SIOA 10/7 = H: 10-bits SIOA 10/7 = L: 7-bits SIOA0 26/32 TTL input Serial data address bit 0. . Selects the serial bus address: SIOA0 = H: 0x6A, 276 SIOA0 = L: 0x4A, 224 SIODATA 24/30 TTL input Serial data. Data line of the serial port. SIOCLK 23/29 TTL input Serial clock. Clock line of the serial port. Power and Ground VDDDA 10, 13, 16, 18/ 9, 12, 15, 17 +3.3 V D/A Converter Power. VDDAD 33, 37, 38, 45/ 42, 46, 47, 54 +3.3 V A/D Converter Power. VDDPA 47/60 +3.3 V A/D Sample Clock Phase Lock Loop Power. VDDPF 1/128 +3.3 V Frame Store Clock Phase Lock Loop Power. VDD 19, 27, 54, 74, 82, 95/ 18, 33, 68, 80, 90, 95, 106, 119 +3.3 V Digital Power. 3.3 volt power for memory interface. VSSDA 7, 14/6, 13 0 V D/A Converter Ground. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |