 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
FS401LF 数据表(PDF) 6 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
FS401LF 数据表(HTML) 6 Page - List of Unclassifed Manufacturers |
|
|
6 / 104 page  FS401, FS403 PRODUCT SPECIFICATION REV. NO. 1.7 6 JANUARY 24, 2007 COPYRIGHT © 1999, 2000, 2003 FOCUS ENHANCEMENTS, INC. 1.2 Frame Store Memory Controller Inserted between the capture and the encoder engines the frame store has two functions: 1) to act as a reservoir of pixels to match the incoming frame rate to the outgoing field or frame rate; 2) to support vertical scaling by allowing lines to be written into the frame store intermittently, but read out at a constant rate. Frame store clock, FS_CK is derived from the OSC1 clock by a second phase locked loop. 1.3 Video Encoder Engine Pixels are retrieved from the external frame store memory asynchronously relative to the incoming frames. Outgoing video timing is set to the selected TV (NTSC or PAL) or progressive scan standard. Incoming data sampling is normally set to fill complete lines in the Frame Store Memory. Horizontal scaling is applied to pixels exiting the Frame Store. Pixels may be routed through either a digital video encoder or a YCRCB- to-RGB transformation matrix. Either output is connected to a triple 10-bit D/A converter to generate the video output that may be Composite Video and Y/C, RGB or YUV. Encoder Engine timing is derived from many clock sources. These standards are shown below. Encoder Standard Total Pixels Total Lines Vertical Mode Clock Rate Line Freq. NTSC 910 525 60I 14.318 MHz 15.73 KHz PAL 1135.0064 625 50I 17.734 MHz 15.62 KHz RGB NTSC 910 525 60I 14.318 MHz 15.73 KHz RGB PAL 1135 625 50I 17.734 MHz 15.62 KHz Super RGB NTSC 1280 525 60I 20.140 MHz 15.73 KHz Super RGB PAL 1280 625 50I 20.000 MHz 15.62 KHz VGA 800 525 60P 25.175 MHz 31.5 KHz SVGA 1024 625 60P 38.400 MHz 37.5 KHz Progressive NTSC 910 525 60P 28.636 MHz 31.5 KHz 100Hz PAL 1135 625 100I 35.468 MHz 31.25 KHz 1.4 Serial Control Port FS400 setup is programmed by 39 16-bit registers that are accessible via the I 2C‡ compatible serial port (SIO). Status and Revision ID can also be read from the registers. ‡Note: I2C is a registered trademark of Philips Corporation. The FS400 SIO bus is similar but not identical to Philips I 2C bus. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
