910GL datasheet(69/426 Pages) INTEL

69 / 426 page

Host Bridge/DRAM Controller Registers (D0:F0)

Datasheet

4.1.3

PCICMD—PCI Command (D0:F0)

PCI Device:

Address Offset:

04h

Default Value:

0006h

Access:

RO, R/W

Size:

16 bits

Since (G)MCH Device 0 does not physically reside on Primary PCI bus, many of the bits are not

implemented.

Bit

Access &

Default

Description

15:10

Reserved

Fast Back-to-Back Enable (FB2B). This bit controls whether or not the master

can do fast back-to-back write. Since device 0 is strictly a target this bit is not

implemented and is hardwired to 0.

R/W

SERR Enable (SERRE). This bit is a global enable bit for Device 0 SERR

messaging. The (G)MCH does not have a SERR signal. The (G)MCH

communicates the SERR condition by sending an SERR message over DMI to

the ICH6.

1 = Enable. The (G)MCH is enabled to generate SERR messages over DMI for

specific Device 0 error conditions that are individually enabled in the

ERRCMD register. The error status is reported in the ERRSTS, and PCISTS

registers. If SERRE is clear, then the SERR message is not generated by the

(G)MCH for Device 0.

0 = Disable

Note: That this bit only controls SERR messaging for the Device 0. Device 1 has

its own SERRE bits to control error reporting for error conditions occurring in that

device. The control bits are used in a logical OR manner to enable the SERR

DMI message mechanism.

Address/Data Stepping Enable (ADSTEP). Hardwired to 0.

Parity Error Enable (PERRE). PERR# is not implemented by the (G)MCH and

this bit is hardwired to 0.

VGA Palette Snoop Enable (VGASNOOP). Hardwired to a 0.

Memory Write and Invalidate Enable (MWIE). The (G)MCH will never issue

memory write and invalidate commands. This bit is therefore hardwired to 0.

Reserved

Bus Master Enable (BME). The (G)MCH is always enabled as a master. This bit

is hardwired to a "1".

Memory Access Enable (MAE). The (G)MCH always allows access to main

memory. This bit is not implemented and is hardwired to 1.

I/O Access Enable (IOAE). Hardwired to a 0.

910GL 数据表(PDF) 69 Page - Intel Corporation

910GL 数据表(HTML) 69 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载