数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

910GL 数据表(PDF) 37 Page - Intel Corporation

部件名 910GL
功能描述  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

910GL 数据表(HTML) 37 Page - Intel Corporation

Back Button 910GL Datasheet HTML 33Page - Intel Corporation 910GL Datasheet HTML 34Page - Intel Corporation 910GL Datasheet HTML 35Page - Intel Corporation 910GL Datasheet HTML 36Page - Intel Corporation 910GL Datasheet HTML 37Page - Intel Corporation 910GL Datasheet HTML 38Page - Intel Corporation 910GL Datasheet HTML 39Page - Intel Corporation 910GL Datasheet HTML 40Page - Intel Corporation 910GL Datasheet HTML 41Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 426 page
background image
Signal Description
R
Datasheet
37
Signal Name
Type
Description
HREQ[4:0]#
I/O
GTL+
2x
Host Request Command: These signals define the attributes of the
request. HREQ[4:0]# are transferred at 2x rate. They are asserted by the
requesting agent during both halves of Request Phase. In the first half the
signals define the transaction type to a level of detail that is sufficient to
begin a snoop request. In the second half the signals carry additional
information to define the complete transaction type.
The transactions supported by the (G)MCH Host Bridge are defined in the
Host Interface section of this document.
HTRDY#
O
GTL+
Host Target Ready: This signal indicates that the target of the processor
transaction is able to enter the data transfer phase.
HRS[2:0]#
O
GTL+
Response Signals: These signals indicate the type of response as shown
below:
000 = Response type
001 = Idle state
010 = Retry response
011 = Deferred response
100 = Reserved (not driven by (G)MCH)
101 = Hard Failure (not driven by (G)MCH)
110 = No data response
111 = Implicit Writeback
111 = Normal data response
BSEL[2:0]
I
CMOS
Bus Speed Select: At the de-assertion of RSTIN#, the value sampled on
these pins determines the expected frequency of the bus.
HRCOMP
I/O
CMOS
Host RCOMP: Used to calibrate the Host GTL+ I/O buffers.
This signal is powered by the Host Interface termination rail (VTT).
HSCOMP
I/O
CMOS
Slew Rate Compensation: Compensation for the Host Interface.
HSWING
I
A
Host Voltage Swing: This signal provides the reference voltage used by
FSB RCOMP circuits. HSWING is used for the signals handled by
HRCOMP.
HVREF
I
A
Host Reference Voltage Reference: Voltage input for the data, address,
and common clock signals of the Host GTL interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com