数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

910GL 数据表(PDF) 96 Page - Intel Corporation

部件名 910GL
功能描述  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

910GL 数据表(HTML) 96 Page - Intel Corporation

Back Button 910GL Datasheet HTML 92Page - Intel Corporation 910GL Datasheet HTML 93Page - Intel Corporation 910GL Datasheet HTML 94Page - Intel Corporation 910GL Datasheet HTML 95Page - Intel Corporation 910GL Datasheet HTML 96Page - Intel Corporation 910GL Datasheet HTML 97Page - Intel Corporation 910GL Datasheet HTML 98Page - Intel Corporation 910GL Datasheet HTML 99Page - Intel Corporation 910GL Datasheet HTML 100Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 426 page
background image
MCHBAR Registers
R
96
Datasheet
Address
Offset
Register
Symbol
Register Name
Default
Value
Access
195–19Fh
Reserved
1A0–1A3h
C1DRC0
Channel B DRAM Controller Mode 0
00000000h
R/W, RO
1A4–F0Fh
Reserved
F10–F13h
PMCFG
Power Management Configuration
00000000h
R/W
F14h
PMSTS
Power Management Status
00000000h
R/W/C/S
5.1
MCHBAR Register Details
5.1.1
C0DRB0—Channel A DRAM Rank Boundary Address 0
MMIO Range:
MCHBAR
Address Offset:
100h
Default Value:
00h
Access:
R/W
Size:
8 bits
The DRAM Rank Boundary Register defines the upper boundary address of each DRAM rank
with a granularity of 32 MB. Each rank has its own single-byte DRB register. These registers are
used to determine which chip select will be active for a given address.
Channel and Rank Map:
Channel A Rank 0:
100h
Channel A Rank 1:
101h
Channel A Rank 2:
102h
Channel A Rank 3:
103h
Channel B Rank 0:
180h
Channel B Rank 1:
181h
Channel B Rank 2:
182h
Channel B Rank 3:
183h
Single Channel or Asymmetric Channels Example
If the channels are independent, addresses in Channel B should begin where addresses in Channel
A left off, and the address of the first rank of Channel A can be calculated from the technology
(256 Mbit, 512 Mbit, or 1 Gbit) and the x8 or x16 configuration. With independent channels, a
value of 01h in C0DRB0 indicates that 32 MB of DRAM has been populated in the first rank, and
the top address in that rank is 32 MB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com