| 数据搜索系统,热门电子元器件搜索 |
|
910GL 数据表(PDF) 73 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 数据表(HTML) 73 Page - Intel Corporation |
|
73 / 426 page ![]() Host Bridge/DRAM Controller Registers (D0:F0) R Datasheet 73 4.1.10 SID—Subsystem Identification (D0:F0) PCI Device: 0 Address Offset: 2Eh Default Value: 0000h Access: R/W/O Size: 16 bits This value is used to identify a particular subsystem. Bit Access & Default Description 15:0 R/WO 0000h Subsystem ID (SUBID): This field should be programmed during BIOS initialization. After it has been written once, it becomes read only. 4.1.11 CAPPTR—Capabilities Pointer (D0:F0) PCI Device: 0 Address Offset: 34h Default Value: E0h Access: RO Size: 8 bits The CAPPTR provides the offset that is the pointer to the location of the first device capability in the capability list. Bit Access & Default Description 7:0 RO E0h Pointer to the offset of the first capability ID register block: In this case the first capability is the product-specific Capability Identifier (CAPID0). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |