数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

910GL 数据表(PDF) 92 Page - Intel Corporation

部件名 910GL
功能描述  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

910GL 数据表(HTML) 92 Page - Intel Corporation

Back Button 910GL Datasheet HTML 88Page - Intel Corporation 910GL Datasheet HTML 89Page - Intel Corporation 910GL Datasheet HTML 90Page - Intel Corporation 910GL Datasheet HTML 91Page - Intel Corporation 910GL Datasheet HTML 92Page - Intel Corporation 910GL Datasheet HTML 93Page - Intel Corporation 910GL Datasheet HTML 94Page - Intel Corporation 910GL Datasheet HTML 95Page - Intel Corporation 910GL Datasheet HTML 96Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 426 page
background image
Host Bridge/DRAM Controller Registers (D0:F0)
R
92
Datasheet
4.1.29
ERRSTS—Error Status (D0:F0)
PCI Device:
0
Address Offset:
C8h
Default Value:
0000h
Access:
R/WC/S, RO
Size:
16 bits
This register is used to report various error conditions via the SERR DMI messaging mechanism.
A SERR DMI message is generated on a zero to one transition of any of these flags (if enabled by
the ERRCMD and PCICMD registers). These bits are set regardless of whether or not the SERR
is enabled and generated. After the error processing is complete, the error logging mechanism can
be unlocked by clearing the appropriate status bit by software writing a 1 to it.
0Bit
Access &
Default
Description
15:13
Reserved
12
R/WC/S
0b
(G)MCH Software Generated Event for SMI:
1 = This bit indicates the source of the SMI was a Device 2 Software Event.
11
R/WC/S
0b
(G)MCH Thermal Sensor Event for SMI/SCI/SERR: This bit indicates that a
(G)MCH Thermal Sensor trip has occurred and an SMI, SCI, or SERR has been
generated. The status bit is set only if a message is sent based on Thermal
event enables in Error command, SMI command, and SCI command registers. A
trip point can generate one of SMI, SCI, or SERR interrupts (two or more per
event is illegal). Multiple trip points can generate the same interrupt, if software
chooses this mode, subsequent trips may be lost. If this bit is already set, an
interrupt message will not be sent on a new thermal sensor event.
10
Reserved
9
R/WC/S
0b
LOCK to non-DRAM Memory Flag (LCKF):
1 = (G)MCH detected a lock operation to memory space that did not map into
DRAM.
8
R/WC/S
0b
Received Refresh Timeout Flag(RRTOF):
1 = 1024 memory core refreshes are enqueued.
7:0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com