910GL datasheet(53/426 Pages) INTEL

53 / 426 page

Datasheet

The (G)MCH contains two sets of software accessible registers, accessed via the processor I/O

address space: Control registers and internal configuration registers.

• Control registers are I/O mapped into the processor I/O space that control access to PCI and

PCI Express configuration space (see Section 3.4).

• Internal configuration registers residing within the (G)MCH are partitioned into three logical

device register sets (“logical” since they reside within a single physical device). The first

operating parameters and optional features). The second register block is dedicated to the

82915G/82915P/82915PL (G)MCH Host-PCI Express Bridge functions (controls PCI

Express interface configurations and operating parameters). The third register block is for the

82915G/82915GV/82915GL/82910GL GMCH internal graphics functions.

The (G)MCH internal registers (I/O Mapped, Configuration and PCI Express Extended

Configuration registers) are accessible by the processor. The registers that reside within the lower

256 bytes of each device can be accessed as Byte, Word (16-bit), or DWord (32-bit) quantities,

with the exception of CONFIG_ADDRESS that can only be accessed as a DWord. All multi-byte

numeric fields use "little-endian" ordering (i.e., lower addresses contain the least significant parts

of the field). Registers that reside in bytes 256 through 4095 of each device may only be accessed

using memory mapped transactions in DWord (32-bit) quantities.

3.1

The following table shows the register-related terminology that is used.

Item

Description

Read Only bit(s). Writes to these bits have no effect.

RS/WC

Read Set / Write Clear bit(s). These bits are set to ‘1’ when read and then will continue

to remain set until written. A write of ‘1’ clears (sets to ‘0’) the corresponding bit(s) and a

write of ‘0’ has no effect.

R/W

Read / Write bit(s). These bits can be read and written.

R/WC

Read / Write Clear bit(s). These bits can be read. Internal events may set this bit. A

write of ‘1’ clears (sets to ‘0’) the corresponding bit(s) and a write of ‘0’ has no effect.

R/WC/S

Read / Write Clear / Sticky bit(s). These bits can be read. Internal events may set this

bit. A write of ‘1’ clears (sets to ‘0’) the corresponding bit(s) and a write of ‘0’ has no

effect. Bits are not cleared by "warm" reset, but will be reset with a cold/complete reset

(for PCI Express* related bits a cold reset is “Power Good Reset” as defined in the PCI

Express* Specification).

R/W/L

Read / Write / Lockable bit(s). These bits can be read and written. Additionally there is a

bit (which may or may not be a bit marked R/W/L) that, when set, prohibits this bit field

from being writeable (bit field becomes Read Only).

R/W/S

Read / Write / Sticky bit(s). These bits can be read and written. Bits are not cleared by

"warm" reset, but will be reset with a cold/complete reset (for PCI Express related bits a

cold reset is “Power Good Reset” as defined in the PCI Express* Specification).

910GL 数据表(PDF) 53 Page - Intel Corporation

910GL 数据表(HTML) 53 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载