910GL datasheet(141/426 Pages) INTEL

141 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

Datasheet

141

8.1.20

INTRLINE1—Interrupt Line (D1:F0)

PCI Device:

Address Offset:

3Ch

Default Value:

00h

Access:

R/W

Size:

8 bits

This register contains interrupt line routing information. The device itself does not use this value;

rather device drivers and operating systems use it to determine priority and vector information.

Bit

Access &

Default

Description

7:0

R/W

00h

Interrupt Connection: This field is used to communicate interrupt line routing

information. POST software writes the routing information into this register as it

initializes and configures the system. The value in this register indicates which

input of the system interrupt controller this device’s interrupt pin is connected to.

8.1.21

INTRPIN1—Interrupt Pin (D1:F0)

PCI Device:

Address Offset:

3Dh

Default Value:

00h

Access:

Size:

8 bits

This register specifies which interrupt pin this device uses.

Bit

Access &

Default

Description

7:0

01h

Interrupt Pin: As a single function device, the PCI Express* device specifies

INTA as its interrupt pin.

01h = INTA

910GL 数据表(PDF) 141 Page - Intel Corporation

910GL 数据表(HTML) 141 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载