910GL datasheet(149/426 Pages) INTEL

149 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

Datasheet

149

8.1.29

MA—Message Address (D1:F0)

PCI Device:

Address Offset:

94h

Default Value:

00000000h

Access:

RO, R/W

Size:

32 bits

Bit

Access &

Default

Description

31:2

R/W

00000000 h

Message Address: This field is used by system software to assign an MSI

address to the device.

The device handles an MSI by writing the padded contents of the MD register to

this address.

1:0

00b

Force DWord Align: Hardwired to 0 so that addresses assigned by system

software are always aligned on a DWord address boundary.

8.1.30

MD—Message Data (D1:F0)

PCI Device:

Address Offset:

98h

Default Value:

0000h

Access:

R/W

Size:

16 bits

Bit

Access &

Default

Description

15:0

R/W

0000h

Message Data: This field provides a base message data pattern assigned by

system software and used to handle an MSI from the device.

When the device must generate an interrupt request, it writes a 32-bit value to

the memory address specified in the MA register. The upper 16 bits are always

set to 0. This register supplies the lower 16 bits.

910GL 数据表(PDF) 149 Page - Intel Corporation

910GL 数据表(HTML) 149 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载