910GL datasheet(161/426 Pages) INTEL

161 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

Datasheet

161

8.1.43

RSTS—Root Status (D1:F0)

PCI Device:

Address Offset:

C0h

Default Value:

00000000h

Access:

RO, R/W/C

Size:

32 bits

This register provides information about PCI Express Root Complex specific parameters.

Bit

Access &

Default

Description

31:18

Reserved

PME Pending: This bit indicates that another PME is pending when the PME

Status bit is set. When the PME Status bit is cleared by software; the PME is

delivered by hardware by setting the PME Status bit again and updating the

Requestor ID appropriately. The PME pending bit is cleared by hardware if no

more PMEs are pending.

R/W/C

PME Status: This bit indicates that the requestor ID indicated in the PME

Requestor ID field asserted PME. Subsequent PMEs are kept pending until the

status register is cleared by writing a 1 to this field.

15:0

0000h

PME Requestor ID: This field indicates the PCI requestor ID of the last PME

requestor.

910GL 数据表(PDF) 161 Page - Intel Corporation

910GL 数据表(HTML) 161 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载