| 数据搜索系统,热门电子元器件搜索 |
|
STA321 数据表(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA321 数据表(HTML) 66 Page - STMicroelectronics |
|
66 / 157 page ![]() Serial audio interface STA321 66/157 Doc ID 15351 Rev 3 11 Serial audio interface The data on pins SDATAI, SDATAO, LRCLKI and LRCLKO are always synchronous with the bit clock. The data on these pins changes with the BICLK active (or clocking) edge. The BICLK strobe edge latches the data SDATAI, SDATAO, LRCLKI, LRCLKO; thus this data should be stable near the BICLK strobe edges. The slave device uses the strobe edges to latch the serial data internally. The active and strobe edges can be selected to be the rising edge or the falling edge by appropriately programming register bits SAI_IN1_CFG0[7], SAI_OUT_CFG0[7] and SAI_IN2_CFG0[7]. The serial-to-parallel interface and the parallel-to-serial interface can have different sampling rates. Figure 41 shows a typical setup. Figure 41. SAI typical sampling rates 11.1 Master mode In this mode BICLKI/BICLKO and LRCLKI/LRCLKO are configured as outputs and are generated by the core. Figure 42. Timing diagram for master mode SAI_out PLL CLK 98 MHz SAI_in Sample rate converter Fs = 8 - 192 kHz Fs = CLK / 1024 96 kHz Processing Fs = CLK / 1024 96 kHz Fs = CLK / 2048 96 kHz or 48 kHz or Fs = CLK / 1024 Biclki/ Biclko BICLKI BICLKO LRCLKI LRCLKO SDATAO SDATAI tDL tDDA tDST tDHT |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |