数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA321 数据表(PDF) 21 Page - STMicroelectronics

部件名 STA321
功能描述  4-channel digital audio system with FFX??driver
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA321 数据表(HTML) 21 Page - STMicroelectronics

Back Button STA321 Datasheet HTML 17Page - STMicroelectronics STA321 Datasheet HTML 18Page - STMicroelectronics STA321 Datasheet HTML 19Page - STMicroelectronics STA321 Datasheet HTML 20Page - STMicroelectronics STA321 Datasheet HTML 21Page - STMicroelectronics STA321 Datasheet HTML 22Page - STMicroelectronics STA321 Datasheet HTML 23Page - STMicroelectronics STA321 Datasheet HTML 24Page - STMicroelectronics STA321 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 157 page
background image
STA321
Power-up and power-down sequences
Doc ID 15351 Rev 3
21/157
4.2
Software power-down mode
The software power-down is obtained by configuring the appropriate I2C registers.
In order to obtain flexibility every peripheral has its independent, standby signal and several
gating clock cells are available.
Obviously, the I2C peripheral can not be turned off in this mode, otherwise the device can
recover from the power-down state only via the reset pin.
In the table below EA is embedded amplifier and CB is CMOS bridge. For complete
information this table must be used in conjunction with Chapter 14: Register description on
page 77.
Table 9.
Startup timings
Parameter
Description
Min
Typ
Max
Unit
DC reg. power-up time
Start up time of the DC Regulator after
connecting the power
-
-
300
µs
Device in reset mode
Must be greater than
(VDD time + DC reg. power-up time)
-
--µs
Table 10.
Configuration example
Register
address
Value
Description
0xC9
0x00
Remove PLL bypass
0xCA
0x00
Headphone detection polarity = 0
0xB8
0x4A
Configure SAI output: SAI_out1 = SAI_in1, SAI_out2 = SAI_in2
0xB7
0x38
SRC source select: SRC1 = ADC, SRC2 = ADC
0xC6
0x02
ADC clock on
0xB2
0xF3
I2S configuration
0xC8
0x21
Core clock on, SAI/ADC audio set to 32 kHz - 48 kHz range
0xB2
0xD3
SAI_out: output enabled
0xA0
0x00
Soft volume removed
0x00
0x00
Remove bridge 3-state
Table 11.
Registers for power-down
Description
Register bit
Address
Put EA in standby
FFXCFG1[7]
0x00 on page 81
Put CB in standby
FFXCFG1[6]
0x00
Put PLL in standby
PLLPFE[5]
0xC4 on page 132
Put ADC in standby
ADCCFG0[3]
0xC6 on page 133
Turn core clock off
MISC[0]
0xC8 on page 135
Turn ADC clock off
ADCCFG0[1]
0xC6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com