数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE20F2 数据表(PDF) 56 Page - STMicroelectronics

部件名 ST7LITE20F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE20F2 数据表(HTML) 56 Page - STMicroelectronics

Back Button ST7LITE20F2 Datasheet HTML 52Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 53Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 54Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 55Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 56Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 57Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 58Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 59Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 166 page
background image
Power saving modes
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
56/166
Doc ID 8349 Rev 5
Figure 25. HALT mode flowchart
1.
WDGHALT is an option bit (see Section 15.1: Option bytes for more details).
2.
Peripheral clocked with an external clock source can still be active.
3.
Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to
Table 12: Interrupt mapping for more details.
4.
Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set
during the interrupt routine and cleared when the CC register is popped.
5.
If the PLL is enabled by option byte, it outputs the clock after a delay of tSTARTUP (see Figure 12: PLL
output frequency timing diagram).
9.4.1
HALT mode recommendations
Make sure that an external event is available to wake up the microcontroller from Halt
mode.
When using an external interrupt to wake up the microcontroller, reinitialize the
corresponding I/O as “Input Pull-up with Interrupt” before executing the HALT
Reset
Interrupt (3)
Y
N
N
Y
CPU
Oscillator
Peripherals (2)
Ibit
OFF
OFF
0
OFF
Fetch reset vector
or service interrupt
CPU
Oscillator
Peripherals
Ibit
ON
OFF
X 4)
ON
CPU
Oscillator
Peripherals
Ibit
ON
ON
X 4)
ON
256 or 4096 CPU clock
delay(5)
Watchdog
ENABLE
DISABLE
WDGHALT (1)
0
Watchdog
reset
1
cycle
HALT instruction
(ACTIVE-HALT disabled)
(AWUCSR.AWUEN=0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com