数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE20F2 数据表(PDF) 79 Page - STMicroelectronics

部件名 ST7LITE20F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE20F2 数据表(HTML) 79 Page - STMicroelectronics

Back Button ST7LITE20F2 Datasheet HTML 75Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 76Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 77Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 78Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 79Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 80Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 81Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 82Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 166 page
background image
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
On-chip peripherals
Doc ID 8349 Rev 5
79/166
11.2.6
Register description
Timer control status register (ATCSR)
Read / Write
Reset value: 0x00 0000 (x0h)
Bit 7 = Reserved.
Bit 6 =
ICF Input capture flag
This bit is set by hardware and cleared by software by reading the ATICR register (a
read access to ATICRH or ATICRL will clear this flag). Writing to this bit does not
change the bit value.
0: No input capture
1: An input capture has occurred
Bit 5 =
ICIE IC interrupt enable
This bit is set and cleared by software.
0: Input capture interrupt disabled
1: Input capture interrupt enabled
Bits 4:3 =
CK[1:0] Counter clock selection
These bits are set and cleared by software and cleared by hardware after a reset. They
select the clock frequency of the counter.
Bit 2 =
OVF Overflow flag
This bit is set by hardware and cleared by software by reading the TCSR register. It
indicates the transition of the counter from FFFh to ATR value.
0: No counter overflow occurred
1: Counter overflow occurred
Bit 1 =
OVFIE Overflow interrupt enable
This bit is read/write by software and cleared by hardware after a reset.
0: OVF interrupt disabled.
1: OVF interrupt enabled.
Bit 0 =
CMPIE Compare interrupt enable
This bit is read/write by software and cleared by hardware after a reset. It can be used
76
0
0
ICF
ICIE
CK1
CK0
OVF
OVFIE
CMPIE
Table 35.
Counter clock selection
Counter clock selection
CK1
CK0
OFF
0
0
fLTIMER (1 ms timebase @ 8 MHz)
(1)
1.
PWM mode and Output Compare modes are not available at this frequency.
01
fCPU
10
32 MHz (2)
2.
ATICR counter may return inaccurate results when read. It is therefore not recommended to use Input
Capture mode at this frequency.
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com