数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE20F2 数据表(PDF) 44 Page - STMicroelectronics

部件名 ST7LITE20F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE20F2 数据表(HTML) 44 Page - STMicroelectronics

Back Button ST7LITE20F2 Datasheet HTML 40Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 41Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 42Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 43Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 44Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 45Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 46Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 47Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 166 page
background image
Supply, reset and clock management
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
44/166
Doc ID 8349 Rev 5
7.6.4
Register description
System integrity (SI) control/status register (SICSR)
Read/Write
Reset Value: 0000 0xx0 (0xh)
Bit 7:5 = Reserved, must be kept cleared.
Bit 4 =
WDGRF Watchdog reset flag
This bit indicates that the last Reset was generated by the Watchdog peripheral. It is
set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD
Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).
Combined with the LVDRF flag information, the flag description is given by the following
table:
Bit 3 =
LOCKED PLL Locked Flag
This bit is set and cleared by hardware. It is set automatically when the PLL reaches its
operating frequency.
0: PLL not locked
1: PLL locked
Bit 2 =
LVDRF LVD reset flag
This bit indicates that the last Reset was generated by the LVD block. It is set by
hardware (LVD reset) and cleared by software (by reading). When the LVD is disabled
by OPTION BYTE, the LVDRF bit value is undefined.
Bit 1 =
AVDF Voltage Detector flag
This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt
request is generated when the AVDF bit is set.
0: VDD over AVD threshold
1: VDD under AVD threshold
Note:
Refer to Section : Monitoring the VDD main supply and to Figure 19: Using the AVD to
monitor VDD for additional details.
Bit 0 =
AVDIE Voltage detector interrupt enable
This bit is set and cleared by software. It enables an interrupt to be generated when the
AVDF flag is set. The pending interrupt information is automatically cleared when
software enters the AVD interrupt routine.
0: AVD interrupt disabled
1: AVD interrupt enabled
7
0
0
0
0
WDGRF
LOCKED
LVDRF
AVDF
AVDIE
Table 11.
Flag description
RESET sources
LVDRF
WDGRF
External RESET pin
0
0
Watchdog
0
1
LVD
1
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com