数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE20F2 数据表(PDF) 87 Page - STMicroelectronics

部件名 ST7LITE20F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE20F2 数据表(HTML) 87 Page - STMicroelectronics

Back Button ST7LITE20F2 Datasheet HTML 83Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 84Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 85Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 86Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 87Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 88Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 89Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 90Page - STMicroelectronics ST7LITE20F2 Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 166 page
background image
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
On-chip peripherals
Doc ID 8349 Rev 5
87/166
The LTICR is a read-only register and always contains the data from the last input capture.
Input capture is inhibited if the ICF bit is set.
Timebase counter 2
Counter 2 is an 8-bit autoreload upcounter. It can be read by accessing the LTCNTR
register. After an MCU reset, it increments at a frequency of fOSC/32 starting from the value
stored in the LTARR register. A counter overflow event occurs when the counter rolls over
from FFh to the LTARR reload value. Software can write a new value at anytime in the
LTARR register, this value will be automatically loaded in the counter when the next overflow
occurs.
When Counter 2 overflows, the TB2F bit in the LTCSR2 register is set by hardware and an
interrupt request is generated if the TB2IE bit is set. The TB2F bit is cleared by software
reading the LTCSR2 register.
Figure 41. Input capture timing diagram
11.3.4
Low power modes
04h
8-bit COUNTER 1
t
01h
fOSC/32
xxh
02h
03h
05h
06h
07h
04h
LTIC PIN
ICF FLAG
LTICR REGISTER
CLEARED
4µs
(@ 8MHz fOSC)
fCPU
BY S/W
07h
READING
LTIC REGISTER
Table 37.
Effect of low power modes on Lite timer
Mode
Description
SLOW
No effect on Lite timer
(this peripheral is driven directly by fOSC/32)
WAIT
No effect on Lite timer
ACTIVE-HALT
No effect on Lite timer
HALT
Lite timer stops counting



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com