数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX385ATR 数据表(PDF) 34 Page - STMicroelectronics

部件名 STLUX385ATR
功能描述  Digital controller for lighting and power conversion applications
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX385ATR 数据表(HTML) 34 Page - STMicroelectronics

Back Button STLUX385ATR Datasheet HTML 30Page - STMicroelectronics STLUX385ATR Datasheet HTML 31Page - STMicroelectronics STLUX385ATR Datasheet HTML 32Page - STMicroelectronics STLUX385ATR Datasheet HTML 33Page - STMicroelectronics STLUX385ATR Datasheet HTML 34Page - STMicroelectronics STLUX385ATR Datasheet HTML 35Page - STMicroelectronics STLUX385ATR Datasheet HTML 36Page - STMicroelectronics STLUX385ATR Datasheet HTML 37Page - STMicroelectronics STLUX385ATR Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 99 page
background image
I/O multifunction signal configuration
STLUX385A
34/98
DocID024387 Rev 2
5.4.1
P2 programmable pull-up feature
The pad pull-up resistances (47 k
Ω) of Port2 signals are individually controllable by
MSC_INPP2AUX1 register.
5.5
Multifunction Port configuration registers
MSC_IOMXP0 (Port P1 I/O mux control register)
Port0 I/O multifunction signal configurations register (for functionality description refers to
Section 5.2).
Bit 1-0:
Sel_p010[1:0] Port0[1:0] I/O multiplexing scheme:
00: Port0[1:0] are interconnected to GPIO0[1:0] signals
01: Port0[1:0] are interconnected to UART_rx and UART_tx signals
10: Port0[1:0] are interconnected to I
2
C_scl and I
2
C_sda signals
11: RFU
Bit 3-2:
Sel_p032[1:0] Port0[3:2] I/O multiplexing scheme:
00: Port0[3:2] are interconnected to GPIO0[3:2] signals
01: Port0[3:2] are interconnected to I
2
C_scl and I
2
C_sda signals
10: Port0[3:2] are interconnected to HseOscin and HseOscout analog signals
11: Port0[3:2] are interconnected to UART_rx and UART_tx signals
Bit 5-4:
Sel_p054[1:0] Port0[5:4] I/O multiplexing scheme:
00: Port0[5:4] are interconnected to GPIO0[5:4] signals
01: Port0[5:4] are interconnected to DALI_rx and DALI_tx signals
10: Port0[5:4] are interconnected to I
2
C_scl and I
2
C_sda signals
11: Port0[5:4] are interconnected to UART_rx and UART_tx signals
Bit 7-6:
RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0
during register write operations
Offset: 0x2A
Default value: 0x00
7
6543
210
RFU
Sel_p054[1:0]
Sel_p032[1:0]
Sel_p010[1:0]
r
r/w
r/w
r/w



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com