TAS2553_15 datasheet(34/58 Pages) TI

34 / 58 page

TAS2553

SLAS978B – SEPTEMBER 2013 – REVISED FEBRUARY 2014

www.ti.com

7.5.7 Register 0x05: Serial Interface Control Register 1

BIT

NAME

READ/WRITE

DEFAULT

DESCRIPTION

WCLKDIR

R/W

WCLK Direction

0 = WCLK is an input terminal

1 = WCLK is an output terminal

BCLKDIR

R/W

BCLK Direction

0 = BCLK is an input terminal

1 = BCLK is an output terminal

5-4

CLKSPERFRAME

R/W

Clocks per Frame

00 = 32 clocks

01 = 64 clocks

10 = 128 clocks

11 = 256 clocks

3-2

DATAFORMAT

R/W

Data Format

00 = I2S format

01 = DSP (PCM format)

10 = Right justified format (RJF)

11 = Left justified format (LJF)

1-0

WORDLENGTH

R/W

Word Length

00 = 16 bits

01 = 20 bits

10 = 24 bits

11 = 32 bits

7.5.8 Register 0x06: Serial Interface Control Register 2

This register sets the clock cycle offset between the WCLK edge to the MSB of serial interface patterns. This is

useful for TDM mode where multiple devices share DIN or DOUT lines.

READ /

BIT

NAME

DEFAULT

DESCRIPTION

WRITE

7-0

I2S_SHIFT_REG

R/W

0000 0000

Offset from WCLK to MSB in serial interface patterns.

0000 0000 = 0 bit offset

0000 0001 = 1 bit offset

….

1111 1111 = 255 bit offset

Submit Documentation Feedback

Product Folder Links: TAS2553

TAS2553 数据表(PDF) 34 Page - Texas Instruments

TAS2553 数据表(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载