TAS2553_15 datasheet(13/58 Pages) TI

13 / 58 page

IN-

VBAT

IN+

AVDD

AGND

OUT-

OUT+

Oscillator

Boost

Converter

Battery

Monitor

PWM

H-

Bridge

PVDD

VBOOST

AGC

I / V

Sense

Ferrite bead

(opt.)

Bias

Control

10 nF

22 2F

VREG

VSENSE-

VSENSE+

2.2 2H

1 2F

Audio

Input

BIAS

AGND

1 2F

Ferrite bead

(opt.)

Speaker

PLL

DAC

PGND

ADC

VBAT

VBOOST

MUX

SCL

MCLK

BCLK

SDA

Digital I/O

& Control

AVDD

IOVDD

WCLK

DIN

DOUT

ADDR

IVCLKIN

TAS2553

www.ti.com

SLAS978B – SEPTEMBER 2013 – REVISED FEBRUARY 2014

7 Detailed Description

7.1 Overview

The TAS2553 is a high efficiency Class-D audio power amplifier with advanced battery current management and

an integrated Class-G boost converter. The TAS2553 provides real-time output current and voltage information to

the host processor via the I2S, LJF, RJF, TDM, DSP, or PDM interface. This output current and voltage

information is useful for speaker protection and sound enhancement algorithms, allowing the host to track the

speaker impedance and to enable usage of lower-cost, wider tolerance speakers reliably pushed to their rated

output power and beyond.

When auto-passthrough mode is enabled, the Class-G boost converter generates the Class-D amplifier supply

rail. During low Class-D output power, the boost improves efficiency by deactivating and connecting VBAT

directly to the Class-D amplifier supply. When high power audio is required, the boost quickly activates to provide

significantly louder audio than a stand-alone amplifier connected directly to the battery.

The battery monitor and AGC work together in the Battery Tracking AGC to automatically adjust the Class-D gain

to reduce battery current at end-of-charge voltage levels, preventing output clipping, distortion and early system

shutdown. The fixed gain is adjustable via I2C. The gain range is -7 dB to +24 dB in 1 dB steps.

In addition to a differential mono analog input, the TAS2553 has built-in a 16-bit D/A converter used with a digital

input. The digital audio interface supports I2S, Left-Justified, Right-Justified, DSP, PDM and TDM modes. Moving

the D/A converter from the digital host processor into the integrated amplifier process provides better dynamic

performance at lower system cost. Additionally, since the PCB routing is digital rather than analog, sensitivity to

external perturbations such as GSM frame-rate noise is decreased at the system level.

Stereo configuration can be achieved with two TAS2553s by using the ADDR terminal to address each TAS2553

seperately. Set ADDR to ground to configure the device for I2C address 0x40 (7-bit). Set ADDR to IOVDD for I2C

address 0x41 (7-bit). Refer to the General I2C Operation section for more details.

7.2 Functional Block Diagram

Submit Documentation Feedback

Product Folder Links: TAS2553

TAS2553 数据表(PDF) 13 Page - Texas Instruments

TAS2553 数据表(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载