数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS2553 数据表(PDF) 22 Page - Texas Instruments

部件名 TAS2553
功能描述  TAS2553 2.8-W Class-D Mono Audio Amplifier with Class-G Boost and Speaker Sense
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS2553 数据表(HTML) 22 Page - Texas Instruments

Back Button TAS2553_15 Datasheet HTML 18Page - Texas Instruments TAS2553_15 Datasheet HTML 19Page - Texas Instruments TAS2553_15 Datasheet HTML 20Page - Texas Instruments TAS2553_15 Datasheet HTML 21Page - Texas Instruments TAS2553_15 Datasheet HTML 22Page - Texas Instruments TAS2553_15 Datasheet HTML 23Page - Texas Instruments TAS2553_15 Datasheet HTML 24Page - Texas Instruments TAS2553_15 Datasheet HTML 25Page - Texas Instruments TAS2553_15 Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 58 page
background image
LD(n)
LD (n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
4
3
2
5
1
0
-
1
4
3
2
5
1
0
N
N
N
-
1
5
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n) = n'th sample of left channel data
RD(n) = n'th sample of right channel data
LD(n)
LD(n+1)
WORD
CLOCK
BIT
CLOCK
DATA
-
1
-
2
-
3
2
1
0
3
-
1
-
2
-
3
2
1
0
3
-
1
-
2
N N N
N N N
N N N
-
3
3
RD (n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
LD(n)
LD(n+1)
WORD
CLOCK
BIT
CLOCK
DATA
3
N
-
1
N
-
2
N
-
3
2
1
0
3
N
-
1
N
-
2
N
-
3
2
1
0
3
N
-
1
N
-
2
N
-
3
RD(n)
LEFT CHANNEL
RIGHT CHANNEL
LD(n)=n'thsampleofleftchanneldata
RD(n)=n'thsampleofrightchanneldata
TAS2553
SLAS978B – SEPTEMBER 2013 – REVISED FEBRUARY 2014
www.ti.com
Device Functional Modes (continued)
Figure 33. Timing Diagram for Left-Justified Mode with Offset=0 and Inverted Bit Clock
For left-justified mode, the number of bit-clocks per frame should be greater than twice the programmed word-
length of the data. Also, the programmed offset value should be less than the number of bit-clocks per frame by
at least the programmed word-length of the data.
7.4.1.3 I2S Mode
Set Register 0x03, D(7:6) = 01 and Register 0x05, D(3:2) = 00 to place the TAS2553 audio interface into I2S
mode. In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling
edge of the word clock. Similarly the MSB of the right channel is valid on the second rising edge of the bit clock
after the rising edge of the word clock.
Figure 34. Timing Diagram for I2S Mode
Figure 35. Timing Diagram for I2S Mode with Offset=2
22
Submit Documentation Feedback
Copyright © 2013–2014, Texas Instruments Incorporated
Product Folder Links: TAS2553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com