| 数据搜索系统,热门电子元器件搜索 |
|
PC87413 数据表(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87413 数据表(HTML) 1 Page - National Semiconductor (TI) |
|
1 / 257 page ![]() © 2003 National Semiconductor Corporation www.national.com General Description The National Semiconductor® PC8741x family of LPC Serv- erI/O devices (“PC8741x”) comprises highly integrated Ad- vanced I/O products. The PC8741x is targeted for a wide range of servers and workstations that use the Low Pin Count (LPC) bus for the host interface and the serial ACCESS.bus or SMBus® for the embedded controller interface. The PC8741x features an X-Bus extension for read and write operations over the X-Bus for both LPC and ACCESS.bus cycles. Boot Flash and I/O devices can be accessed over this X-Bus. Embedded controllers can access the PC8741x and its X-Bus via the ACCESS.bus or SMBus serial interface when VSB exists, regardless of the LPC bus state. Some of the PC8741x logical devices can be disabled, or their pins can be floated, under control of the VSB-powered serial bus. The PC8741x provides a VSB-powered high-frequency clock for on-chip peripherals and for other VSB-powered platform components. The PC8741x’s extended wake-up support complements the chipset’s ACPI controller and the platform embedded control- lers. The PC8741x can monitor the Power and Sleep buttons and control the power supply of simple platforms that lack an embedded controller. The System Wake-Up Control (SWC) module is powered by VSB and VBAT power supplies. It sup- ports flexible wake-up and power-off request mechanisms in any sleep state. It features Main and Standby power-on elapsed-time counters. The PC8741x also incorporates a Floppy Disk Controller (FDC), two serial ports (UARTs), a Keyboard and Mouse Controller (KBC), a Real-Time Clock (RTC), a fully compliant IEEE 1284 Parallel Port, General-Purpose Input/Output (GPIO) for a total of 51 ports and an Interrupt Serializer for Parallel IRQs. Outstanding Features s LPC Interface, based on Intel’s LPC Interface Specifi- cation, Revision 1.0, September 29th, 1997 s VSB-powered access to modules through ACCESS.bus or SMBus (PC87413 and PC87417) s X-Bus Extension for memory and I/O (PC87416 and PC87417) s PC01 Revision 0.5 and ACPI Revision 1.0b compliant s ServerI/O modules: Parallel Port, FDC, two Serial Ports (UARTs) and a Keyboard and Mouse Controller (KBC) s Y2K-compliant RTC with 242 bytes of RAM s 51 GPIO ports with a variety of wake-up events s Extremely low current consumption in Battery Backup mode s 128-pin PQFP package Block Diagram IEEE 1284 Parallel Port Floppy Disk Controller Floppy Drive Interface Interface LPC Bus Interface LPC Interface Serial Serial Interface Serial IRQ Parallel Port Interface VDD Serial VBAT Keyboard & Mouse Controller Keyboard Interface Mouse Interface ServerI/O Clock I/O GPIO SMI X-Bus Extension Wake-Up Control System SCI & Ports VSB ACCESS.bus Interface X-Bus Interface Power Control Wake-Up Events RTC 32.768 KHz Clock Low-F Clock Internal Clocks XIRQ Clock Serial Data High-F Clock Generator National Semiconductor and TRI-STATE are registered trademarks of National Semiconductor Corporation. All other brand or product names are trademarks or registered trademarks of their respective holders. PC87417(See page 5 for other PC8741x diagrams.) Port 1 Serial Port 2 Ports On Power Timers Device Configuration July 2003 Revision 1.2 PC87413, PC87414, PC87416, PC87417 LPC ServerI/O for Servers and Workstations |
类似零件编号 - PC87413 |
|
类似说明 - PC87413 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |