| 数据搜索系统,热门电子元器件搜索 |
|
ST7MC1 数据表(PDF) 163 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1 数据表(HTML) 163 Page - STMicroelectronics |
|
163 / 308 page ![]() ST7MC1/ST7MC2 163/308 MOTOR CONTROLLER (Cont’d) 10.6.6.11 Speed Sensor Mode This mode is entered whenever the Tacho Edge Selection bits in the MPAR register are not both re- set (TES[1:0] = 01, 10 or 11). The corresponding block diagram is shown in Figure 88. Either Incremental Encoder or Tachogenerator- type speed sensor can be selected with the IS[1:0] bits in the MPHST register. 10.6.6.12 Tachogenerator Mode (IS[1:0] = 00, 01 or 10) Any of the MCIx input pins can be used as a tacho- generator input, with a digital signal (externally amplified for instance); the two remaining pins can be used as standard I/O ports. A digital multiplexer connects the chosen MCIx in- put to an edge detection block. Input selection is done with the IS[1:0] bits in the MPHST register. An edge selection block is used to select one of three ways to trigger capture events: rising edge, falling edge or both rising and falling edge sensi- tive; set-up is done with the TES[1:0] bits (keeping in mind that TES[1:0] = 00 configuration is re- served for Position Sensor / Sensorless Modes). Having only one edge selected eliminates any in- coming signal dissymmetry, which may due to pole-to-pole magnet dissymmetry or from a com- parator threshold with low level signals. Figure 89 presents the signals generated internal- ly with different tacho input and TES bit settings. Note on Hall Sensors: This configuration is also suitable for motors using 3 hall sensors for position detection and not driven in six-step mode (refer to “Speed Measurement Mode” on page 179). Note on initializing the Input Stage: As the IS[1:0] bits in the MPHST register are preload bits (new values taken into account at C event), the in- itialization value of the IS[1:0] bits has to be en- tered in Direct Access mode. This is done by set- ting the DAC bit in the MCRA register during the speed sensor input initialization routine. Figure 88. Input Stage in Speed Sensor Mode (TES[1:0] bits = 01, 10, 11) Inputn Sel MCIC MCIA MCIB 00 01 10 Input Block Input Comparator Block Event Detection MPHST Register In1 Clk Encoder Encoder interface Incremental Direction In2 Tacho§ or Encoder D or or EDIR bit Clock Tacho Capture TES[1:0] MPAR Register MCRC Register Tacho§ or Encoder Tacho§ or Free I/O § = According to IS[1:0] bits setting IS[1:0] 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |