数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1 数据表(PDF) 159 Page - STMicroelectronics

部件名 ST7MC1
功能描述  8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1 数据表(HTML) 159 Page - STMicroelectronics

Back Button ST7MC1 Datasheet HTML 155Page - STMicroelectronics ST7MC1 Datasheet HTML 156Page - STMicroelectronics ST7MC1 Datasheet HTML 157Page - STMicroelectronics ST7MC1 Datasheet HTML 158Page - STMicroelectronics ST7MC1 Datasheet HTML 159Page - STMicroelectronics ST7MC1 Datasheet HTML 160Page - STMicroelectronics ST7MC1 Datasheet HTML 161Page - STMicroelectronics ST7MC1 Datasheet HTML 162Page - STMicroelectronics ST7MC1 Datasheet HTML 163Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 308 page
background image
ST7MC1/ST7MC2
159/308
MOTOR CONTROLLER (Cont’d)
Depending on the frequency and the duty cycle of
the PWM signal, the delay inserted before sam-
pling could cause it sample the signal OFF time in-
stead of the ON time. In this case an interrupt can
be generated and the sample will not be taken into
acount. When a sample occurs outside the PWM
signal ON time, the SOI bit in the MCONF register
is set and an interrupt request is generated if the
SOM bit is set in the MCONF register. This inter-
rupt is enabled only if a delay value has been set in
the DS[3:0] bits. In this case, the sampling is done
at the PWM frequency but only during the ON time
of the PWM signal. Figure 84 and Figure 85 shows
in detail the generation of the sampling order when
the delay is added.
For complete flexibility, the possibility of sampling
at fSCF high frequency during the ON time of the
PWM signal is also available when the SPLG bit is
set as if there is a delay value in the DS[3:0] bits.
This means that when the sampling is to be per-
formed, after the delay a sampling window at fSCF
frequency is opened until the next OFF time of the
PWM signal. The Sampling Out interrupt will be
generated if the delay added is longer than the
duty cycle of the PWM signal. As the SPLG bit is
set and a value has been put in the DS[3:0] bits,
no minimum off time is required for the PWM sig-
nal and it is automatically set to 0µs in current
mode. A true 100% duty cycle can be also set in
the 12-bit Timer in voltage mode. Figure 86 shows
in detail the sampling at fSCF high frequency dur-
ing ON time.
Figure 84. Adding the Delay to sample during ON time for Z detection
Figure 85. Sampling Out interrupt generation
PWM OFF
time
Current
sample
DS[3:0]
New
sample
TSampling
PWM signal
DS[3:0]
PWM OFF
time
Current
sample
DS[3:0]
TSampling
PWM signal
New sample during next
OFF time. Sample not taken into
account. SO interrupt generated.
SO
SO
To interrupt generator
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com