数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 77 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 77 Page - Maxim Integrated Products

Back Button DS31256 Datasheet HTML 73Page - Maxim Integrated Products DS31256 Datasheet HTML 74Page - Maxim Integrated Products DS31256 Datasheet HTML 75Page - Maxim Integrated Products DS31256 Datasheet HTML 76Page - Maxim Integrated Products DS31256 Datasheet HTML 77Page - Maxim Integrated Products DS31256 Datasheet HTML 78Page - Maxim Integrated Products DS31256 Datasheet HTML 79Page - Maxim Integrated Products DS31256 Datasheet HTML 80Page - Maxim Integrated Products DS31256 Datasheet HTML 81Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
77 of 183
Bit 14/Indirect Access Read/Write (IARW). When the host wishes to write data to set the internal receive
starting block pointer, the host should write this bit to 0. This causes the device to take data that is currently
presetn in the RFSBP register and write it to the channel location indicated by the HCID bits. When the device
completes the write, the IAB is set to 0.
Bit 15/Indirect Access Busy (IAB). When an indirect read or write access is in progress, this read-only bit is set
to 1. During a read operation, this bit is set to 1 until the data is ready to be read. It is set to 0 when the data is
ready to be read. During a write operation, this bit is set to 1 while the write is taking place. It is set to 0 once the
write operation completes.
Register Name:
RFSBP
Register Description:
Receive FIFO Starting Block Pointer
Register Address:
0904h
Bit #
7
6
5
4
3
2
1
0
Name
RSBP7
RSBP6
RSBP5
RSBP4
RSBP3
RSBP2
RSBP1
RSBP0
Default
Bit #
15
14
13
12
11
10
9
8
Name
n/a
n/a
n/a
n/a
n/a
n/a
RSBP9
RSBP8
Default
Note: Bits that are underlined are read-only; all other bits are read-write.
Bits 0 to 9/Starting Block Pointer (RSBP0 to RSBP9). These bits determine which of the 1024 blocks within the
receive FIFO the host wants the device to configure as the starting block for a particular HDLC channel. Any of
the blocks within a chain of blocks for an HDLC channel can be configured as the starting block. When these bits
are read, they report the current block pointer being used to write data into the receive FIFO from the HDLC Layer
2 engines.
0000000000 (000h) = use block 0 as the starting block
0111111111 (1FFh) = use block 511 as the starting block
1111111111 (3FFh) = use block 1023 as the starting block
Register Name:
RFBPIS
Register Description:
Receive FIFO Block Pointer Indirect Select
Register Address:
0910h
Bit #
7
6
5
4
3
2
1
0
Name
BLKID7
BLKID6
BLKID5
BLKID4
BLKID3
BLKID2
BLKID1
BLKID0
Default
0
0
0
0
0
0
0
0
Bit #
15
14
13
12
11
10
9
8
Name
IAB
IARW
n/a
n/a
n/a
n/a
BLKID9
BLKID8
Default
0
0
0
0
0
0
0
0
Note: Bits that are underlined are read-only; all other bits are read-write.
Bits 0 to 9/Block ID (BLKID0 to BLKID9)
0000000000 (000h) = block number 0
0111111111 (1FFh) = block number 511
1111111111 (3FFh) = block number 1023
Bit 14/Indirect Access Read/Write (IARW). When the host wishes to read data from the internal receive block
pointer RAM, the host should write this bit to 1. This causes the device to begin obtaining the data from the block
location indicated by the BLKID bits. During the read access, the IAB bit is set to 1. Once the data is ready to be
read from the RFBP register, the IAB bit is set to 0. When the host wishes to write data to the internal receive



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com