数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 93 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 93 Page - Maxim Integrated Products

Back Button DS31256 Datasheet HTML 89Page - Maxim Integrated Products DS31256 Datasheet HTML 90Page - Maxim Integrated Products DS31256 Datasheet HTML 91Page - Maxim Integrated Products DS31256 Datasheet HTML 92Page - Maxim Integrated Products DS31256 Datasheet HTML 93Page - Maxim Integrated Products DS31256 Datasheet HTML 94Page - Maxim Integrated Products DS31256 Datasheet HTML 95Page - Maxim Integrated Products DS31256 Datasheet HTML 96Page - Maxim Integrated Products DS31256 Datasheet HTML 97Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
93 of 183
Empty Case
The receive free queue is considered empty when the read and write pointers are identical.
Receive Free-Queue Empty State
empty descriptor
empty descriptor
empty descriptor
read pointer >
empty descriptor
< write pointer
empty descriptor
empty descriptor
empty descriptor
Full Case
The receive free queue is considered full when the read pointer is ahead of the write pointer by one
descriptor. Therefore, one descriptor must always remain empty.
Receive Free-Queue Full State
valid descriptor
valid descriptor
empty descriptor
< write pointer
read pointer >
valid descriptor
valid descriptor
valid descriptor
valid descriptor
Table 9-D describes how to calculate the absolute 32-bit address of the read and write pointers for the
receive free queue.
Table 9-D. Receive Free-Queue Read/Write Pointer Absolute Address
Calculation
BUFFER
ALGORITHM
Absolute Address = Free Queue Base + Write Pointer x 8
Large
Absolute Address = Free Queue Base + Read Pointer x 8
Absolute Address = Free Queue Base + Small Buffer Start x 8 + Write Pointer x 8
Small
Absolute Address = Free Queue Base + Small Buffer Start x 8 + Read Pointer x 8
Table 9-E. Receive Free-Queue Internal Address Storage
REGISTER
NAME
ADDRESS
Receive Free-Queue Base Address 0 (lower word)
RFQBA0
0700h
Receive Free-Queue Base Address 1 (upper word)
RFQBA1
0704h
Receive Free-Queue Large Buffer Host Write Pointer
RFQLBWP
0710h
Receive Free-Queue Large Buffer DMA Read Pointer
RFQLBRP
0718h
Receive Free-Queue Small Buffer Start Address
RFQSBSA
070Ch
Receive Free-Queue Small Buffer Host Write Pointer
RFQSBWP
0714h
Receive Free-Queue Small Buffer DMA Read Pointer
RFQSBRP
071Ch
Receive Free-Queue End Address
RFQEA
0708h
Note: Both RFQSBSA and RFQEA are not absolute addresses, i.e., the absolute end address is “Base + RFQEA x 8.”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com