DS31256 datasheet(64/183 Pages) MAXIM

64 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

64 of 183

EIB2

EIB1

EIB0

Error Rate Inserted

No errors automatically inserted

10E-1

10E-2

10E-3

10E-4

10E-5

10E-6

10E-7

Bits 8 to 15/Alternating Word Count Rate. When the BERT is programmed in the alternating word mode, the

words repeat for the count loaded into this register, then flip to the other word and again repeat for the number of

times loaded into this register. The valid count range is from 05h to FFh.

BERTBRP0

BERT Repetitive Pattern Set 0

0508h

BERTBRP1

BERT Repetitive Pattern Set 1

050Ch

BERTRP0: BERT Repetitive Pattern Set 0 (lower word)

Bit #

Name

BERT Repetitive Pattern Set (lower byte)

Default

Bit #

Name

BERT Repetitive Pattern Set

Default

BERTRP1: BERT Repetitive Pattern Set 1 (upper word)

Bit #

Name

BERT Repetitive Pattern Set

Default

Bit #

Name

BERT Repetitive Pattern Set (upper byte)

Default

Note: Bits that are underlined are read-only; all other bits are read-write.

Bits 0 to 31/BERT Repetitive Pattern Set (BERTRP0 and BERTRP1). These registers must be properly loaded

for the BERT to properly generate and synchronize to either a repetitive pattern, a pseudorandom pattern, or an

alternating word pattern. For a repetitive pattern that is less than 32 bits, the pattern should be repeated so that all

32 bits are used to describe the pattern. For example, if the pattern was the repeating 5-bit pattern …01101…

(where the right-most bit is sent first and received first), then PBRP0 should be loaded with xB5AD and PBRP1

should be loaded with x5AD6. For a pseudorandom pattern, both registers should be loaded with all ones (i.e.,

xFFFF). For an alternating word pattern, one word should be placed into PBRP0 and the other word should be

placed into PBRP1. For example, if the DDS stress pattern “7E” is to be described, the user would place x0000 in

PBRP0 and x7E7E in PBRP1 and the alternating word counter would be set to 50 (decimal) to allow 100 Bytes of

00h followed by 100 Bytes of 7Eh to be sent and received.

DS31256 数据表(PDF) 64 Page - Maxim Integrated Products

DS31256 数据表(HTML) 64 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DS31256 数据表(PDF) 64 Page - Maxim Integrated Products

DS31256 数据表(HTML) 64 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载