DS31256 datasheet(60/183 Pages) MAXIM

60 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

60 of 183

6.5 BERT

The BERT block is capable of generating and detecting the following patterns:

§ The pseudorandom patterns 2E7, 2E11, 2E15, and QRSS

§ A repetitive pattern from 1 to 32 bits in length

§ Alternating (16-bit) words that flip every 1 to 256 words

The BERT receiver has a 32-bit bit counter and a 24-bit error counter. It can generate interrupts upon

detecting a bit error, a change in synchronization, or if an overflow occurs in the bit and error counters.

See Section 5 for details on status bits and interrupts from the BERT block. To activate the BERT block,

the host must configure the BERT mux (Figure 6-7). In channelized applications, the host must also

configure the Layer 1 state machine to send/obtain data to/from the BERT block through the Layer 1

configuration registers (Section 6.3).

Figure 6-7. BERT Mux Diagram

Port 0 (slow)

Port 1 (slow)

Port 2 (slow)

Port 3 (slow)

Port 4 (slow)

Port 5 (slow)

BERT

Mux

BERT

BLOCK

SBERT STATUS

BIT IN SM

INTERNAL CONTROL AND

CONFIGURATION BUS

Port 13 (slow)

Port 14 (slow)

Port 15 (slow)

Port 0 (fast)

Port 1 (fast)

BERT SELECT (5)

IN THE MASTER CONFIGURATION REGISTER

Port 2 (fast)

DS31256 数据表(PDF) 60 Page - Maxim Integrated Products

DS31256 数据表(HTML) 60 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载