DS31256 datasheet(38/183 Pages) MAXIM

38 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

38 of 183

Bit 14/Status Bit for Local Bus Error (LBE). This status bit applies to the local bus when it is operated in PCI

bridge mode. It is set to 1 when the local bus

LRDY signal is not detected within nine LCLK periods. This

indicates to the host that an aborted local bus access has occurred. If enabled through the LBE bit in the interrupt

mask for SM (ISM), the setting of this bit causes a hardware interrupt at the PCI bus through the

PINTA signal pin

and also at the

LINT if the local bus is in configuration mode. The LBE bit is meaningless when the local bus is

operated in the configuration mode and should be ignored.

Bit 15/Status Bit for Local Bus Interrupt (LBINT). This status bit is set to 1 if the local bus

LINT signal has

been detected as asserted. This status bit is only valid when the local bus is operated in PCI bridge mode. The

LBINT bit is cleared when read and is not set again until the

LINT signal pin once again has been detected as

asserted. If enabled through the LBINT bit in the interrupt mask for SM (ISM), the setting of this bit causes a

hardware interrupt at the PCI bus through the

PINTA signal pin. The LBINT bit is meaningless when the local bus

is operated in the configuration mode and should be ignored.

ISM

Interrupt Mask Register for SM

0024h

Bit #

Name

n/a

PPERR

PSERR

SBERT

STCOFA

SRCOFA

Default

Bit #

Name

LBINT

LBE

n/a

Default

Note: Bits that are underlined are read-only; all other bits are read-write.

Bit 0/Status Bit for Receive Change-of-Frame Alignment (SRCOFA)

0 = interrupt masked

1 = interrupt unmasked

Bit 1/Status Bit for Transmit Change-of-Frame Alignment (STCOFA)

0 = interrupt masked

1 = interrupt unmasked

Bit 2/Status Bit for Change of State in BERT (SBERT)

0 = interrupt masked

1 = interrupt unmasked

Bit 3/Status Bit for PCI System Error (PSERR)

0 = interrupt masked

1 = interrupt unmasked

Bit 4/Status Bit for PCI System Error (PPERR)

0 = interrupt masked

1 = interrupt unmasked

Bit 14/Status Bit for Local Bus Error (LBE)

0 = interrupt masked

1 = interrupt unmasked

DS31256 数据表(PDF) 38 Page - Maxim Integrated Products

DS31256 数据表(HTML) 38 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DS31256 数据表(PDF) 38 Page - Maxim Integrated Products

DS31256 数据表(HTML) 38 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载