数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8952 数据表(PDF) 55 Page - Cirrus Logic

部件名 CS8952
功能描述  CrystalLAN 100BASE-X and 10BASE-T Transceiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8952 数据表(HTML) 55 Page - Cirrus Logic

Back Button CS8952 Datasheet HTML 51Page - Cirrus Logic CS8952 Datasheet HTML 52Page - Cirrus Logic CS8952 Datasheet HTML 53Page - Cirrus Logic CS8952 Datasheet HTML 54Page - Cirrus Logic CS8952 Datasheet HTML 55Page - Cirrus Logic CS8952 Datasheet HTML 56Page - Cirrus Logic CS8952 Datasheet HTML 57Page - Cirrus Logic CS8952 Datasheet HTML 58Page - Cirrus Logic CS8952 Datasheet HTML 59Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 82 page
background image
CS8952
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
55
3
Rx Disable
Read/Write 0
When set, the receiver is disabled and no incoming
packets pass through the receiver. The link will
remain established and, if operating at 100 Mb/s, the
descrambler will remain locked. When clear, the
receiver is enabled.
If Rx Disable is set while a packet is being received,
reception is completed and no subsequent receive
packets are allowed until Rx Disable is cleared again.
Also, if Rx Disable is cleared while a packet is being
received, the receiver will remain disabled until the
end of the incoming packet. This prevents fragments
from being sent to the MAC.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
2
LED1 Mode
Read/Write 0
This bit defines the mode of Pin LED1. When this bit
is set, pin LED1 indicates Carrier Integrity Monitor
status as determined by the CIM Status bit in the Self
Status Register (address 19h). When this bit is clear,
LED1 indicates 10 Mb/s or 100 Mb/s transmission
activity.
1
LED4 Mode
Read/Write 0
This bit defines the mode of Pin LED4. When this bit
is set, pin LED4 indicates full duplex mode for
10 Mb/s or 100 Mb/s. When this bit is clear, LED4
indicates Polarity in 10 Mb/s mode or full-duplex in
100 Mb/s mode.
0
Digital Reset
Read/Write 0
When set, this bit will reset all digital logic and regis-
ters to their initial values. The analog circuitry will not
be affected.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
BIT
NAME
TYPE
RESET
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com