CS8952 datasheet(69/82 Pages) CIRRUS

69 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

MII Interface Pins

COL/PHYAD0 - Collision Detect/PHY Address 0. Input/Tri-State Output, Pin 48.

Asserted active-high to indicate a collision on the medium during half-duplex operation. In full-duplex

operation, COL is undefined and should be ignored. When configured for 10 Mb/s operation, COL is

also used to indicate a Signal Quality Error (SQE) condition.

At power-up or at reset, the logic value on this pin is latched into bit 0 of the PHY Address field of the

Self Status Register (address 19h). This pin includes a weak internal pull-up (> 150 K

Ω), or the value

may be set by an external 4.7 K

Ω pull-up or pull-down resistor.

CRS/PHYAD2 - Carrier Sense/PHY Address 2. Input/Tri-State Output, Pin 49.

The operation of CRS is controlled by the REPEATER pin as follows:

At power-up or at reset, the logic value of this pin is latched into bit 2 of the PHY Address Field of the

Self Status Register (address 19h). This pin includes a weak internal pull-down (> 20 K

Ω), or the value

may be set by an external 4.7 K

Ω pull-up or pull-down resistor.

MDC - Management Data Clock. Input, Pin 28.

Input clock used to transfer serial data on MDIO. The maximum clock rate is 16.67 MHz. This clock may

be asynchronous to RX_CLK and TX_CLK.

MDIO - Management Data Input/Output. Bi-Directional, Pin 27.

Bi-directional signal used to transfer management data between the CS8952 and the Ethernet controller.

In order to conform with Annex 22B of the IEEE 802.3u specification, the MII_DRV pin should be pulled

high during power-up or reset, and the MDIO pin should have an external 1.5 K

Ω pull-up resistor. For

systems not required to drive external connectors and cables as described in the IEEE802.3u

specification, the external pull-up resistor may not be necessary.

MII_IRQ - MII Interrupt. Open Drain Output, Pin 26.

Asserted low to indicate the status corresponding to one of the unmasked interrupt status bits in the

Interrupt Status Register (address 11h) has changed. It will remain low until the ISR is read, clearing all

status bits.

This open drain pin requires a 4.7 k

Ω pull-up resistor.

RX_CLK - Receive Clock. Tri-State Output, Pin 36

Continuous clock output used as a reference clock for sampling RXD[3:0], RX_ER, and RX_DV.

RX_CLK will have the following nominal frequency:

REPEATER pin

DUPLEX mode

CRS Indicates

high

don’t care

receive activity only

low

full duplex

receive activity only

low

half duplex

receive or transmit activity

Speed

10BT_SER pin

Nominal frequency

100 Mb/s

n/a

25 MHz

10 Mb/s

low (parallel)

2.5 MHz

10 Mb/s

high (serial)

10 MHz

CS8952 数据表(PDF) 69 Page - Cirrus Logic

CS8952 数据表(HTML) 69 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载