CS8952 datasheet(74/82 Pages) CIRRUS

74 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

BP4B5B - Bypass 4B5B Coders. Input, Pin 56.

When driven high during power-up or reset, the transmit 4B5B encoder and receiver 5B4B decoder are

bypassed. Five-bit code groups are output and input on pins RXD[4:0] and TXD[4:0].

The 4B5B Coders may also be bypassed under software control through bit 14 of the Loopback,

Bypass, and Receiver Error Mask Register (address 18h).

At power-up or at reset, the value on this pin is latched into bit 14 of the Loopback, Bypass and

Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K

Ω), or

the value may be set by an external 4.7 K

Ω pull-up or pull-down resistor.

BPALIGN - Bypass Symbol Alignment. Input, Pin 52.

When driven high during power-up or reset, the following blocks are bypassed: 4B5B encoder, 5B4B

decoder, scrambler, descrambler, NRZI encoder, and NRZI decoder. Five-bit code groups are output and

input on pins RXD[4:0] and TXD[4:0]. The receiver will output five-bit data with no attempt to identify

code-group boundaries; therefore, the data in one RXD[4:0] word may contain data from two code

groups.

Symbol alignment may also be bypassed under software control through bit 12 of the Loopback,

Bypass, and Receiver Error Mask Register (address 18h).

At power-up or at reset, the value on this pin is latched into bit 12 of the Loopback, Bypass and

Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K

Ω), or

the value may be set by an external 4.7 K

Ω pull-up or pull-down resistor.

BPSCR - Bypass Scrambler. Input, Pin 62.

When driven high during power-up or reset, the scrambler and descrambler is bypassed and NRZI FX

mode is selected.

The 100BASE-FX mode may also be entered under software control through bit 13 of the Loopback,

Bypass, and Receiver Error Mask Register (address 18h).

At power-up or at reset, the value on this pin is latched into bit 13 of the Loopback, Bypass and

Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K

Ω), or

the value may be set by an external 4.7 K

Ω pull-up or pull-down resistor.

CS8952 数据表(PDF) 74 Page - Cirrus Logic

CS8952 数据表(HTML) 74 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载

链接网址

CS8952 数据表(PDF) 74 Page - Cirrus Logic

CS8952 数据表(HTML) 74 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表 下载

链接网址

数据表下载