数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8952 数据表(PDF) 78 Page - Cirrus Logic

部件名 CS8952
功能描述  CrystalLAN 100BASE-X and 10BASE-T Transceiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8952 数据表(HTML) 78 Page - Cirrus Logic

Back Button CS8952 Datasheet HTML 74Page - Cirrus Logic CS8952 Datasheet HTML 75Page - Cirrus Logic CS8952 Datasheet HTML 76Page - Cirrus Logic CS8952 Datasheet HTML 77Page - Cirrus Logic CS8952 Datasheet HTML 78Page - Cirrus Logic CS8952 Datasheet HTML 79Page - Cirrus Logic CS8952 Datasheet HTML 80Page - Cirrus Logic CS8952 Datasheet HTML 81Page - Cirrus Logic CS8952 Datasheet HTML 82Page - Cirrus Logic  
Zoom Inzoom in Zoom Outzoom out
 78 / 82 page
background image
CS8952
78
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
TXSLEW[1:0] - Transmit Slew Rate Control. Input, Pins 61 and 60.
These three-level pins allow adjustment to the rise and fall times of the 10BASE-TX transmitter output
waveform. The rise and fall times are symmetric.
Media Interface Pins
RX+, RX- - 10/100 Receive. Differential Input Pair, Pins 91 and 92.
Differential input pair receives 10 or 100 Mb/s data from the receive port of the transformer primary.
TX+, TX- - 10/100 Transmit. Differential Output Pair, Pins 80 and 81.
Differential output pair drives 10 or 100 Mb/s data to the transmit port of the transformer primary.
RX_NRZ+, RX_NRZ- - FX Receive. Differential Input Pair, Pins 6 and 7.
PECL output pair receives 100 Mb/s NRZI-encoded data from an external optical module.
SIGNAL+, SIGNAL- - Signal Detect. Differential Input Pair, Pins 9 and 8.
PECL input pair receives signal detection indication from an external optical module.
TX_NRZ+, TX_NRZ- - FX Transmit. Differential Output Pair, Pins 5 and 4.
PECL output pair drives 100 Mb/s NRZI-encoded data to an external optical module.
General Pins
CLK25- 25 MHzClock.Output,Pin 17.
A 25 MHz Clock is output on this pin when the CS8952 is configured to use an external reference
transmit clock in TX_CLK IN MASTER mode. See the pin description for the Transmit Clock Mode
Initialization pin (TCM) for more information on TX_CLK operating modes.
CLK25 may also be enabled regardless of the TCM pin state by clearing bit 7 of the PCS Sub-layer
Configuration Register (address 17h).
RES - Reference Resistor. Input, Pin 86.
This input should be connected to ground with a 4.99 k
Ω +/-1% series resistor. The resistor is needed
for the biasing of internal analog circuits.
TXSLEW0 pin
TXSLEW1 mode
Rise/Fall time
low
low
0.5 ns
low
floating
1.0 ns
low
high
1.5 ns
floating
low
2.0 ns
floating
floating
2.5 ns
floating
high
3.0 ns
high
low
3.5 ns
high
floating
4.0 ns
high
high
4.5 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com