AD9739-R2-EBZ datasheet(28/50 Pages) AD

28 / 50 page

AD9739

Data Sheet

Rev. E | Page 28 of 50

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x28

MUDEL[8:1]

[7:0]

0x00

With enable (Bit 0, Register 0x26) set to 0, this 9-bit value represents the value that

the mu delay is set to. Note that the maximum value is 432.

With enable set to 1, this value represents the mu delay value at which the

controller begins its search. Setting this value to the delay line midpoint of 216 is

recommended.

0x00

When read (Bit 3, Register 0x26) is set to 1, the value read back is equal to the value

written into the register when enable = 0 or the value that the mu controller locks

to when enable = 1.

0x29

SEARCH_TOL

R/W

0 = not exact (can find a phase within two values of the desired phase).

1 = finds the exact phase that is targeted (optimal setting).

Retry

R/W

0 = stop the search if the correct value is not found.

1 = retry the search if the correct value is not found.

CONTRST

R/W

Controls whether the controller resets or continues when it does not find the

desired phase.

0 = continue (optimal setting).

1 = reset.

Guard[4:0]

R/W

01011

Sets a guard band from the beginning and end of the mu delay line which the mu

controller does not enter into unless it does not find a valid phase outside the

guard band (optimal value is Decimal 11 or 0x0B).

0x2A

MU_LST

0 = mu controller has not lost lock.

1 = mu controller has lost lock.

MU_LKD

0 = mu controller is not locked.

1= mu controller is locked.

PART ID

Table 25. Part ID Register

Address (Hex)

Name

Bit

R/W

Default

Setting

Comments

0x35

PART_ID

[7:0]

0x20

Part ID number.

AD9739-R2-EBZ 数据表(PDF) 28 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载