AD9739-R2-EBZ datasheet(25/50 Pages) AD

25 / 50 page

Data Sheet

AD9739

Rev. E | Page 25 of 50

TxDAC FULL-SCALE CURRENT SETTING (I

OUTFS) AND SLEEP

Table 14. TxDAC Full-Scale Current Setting (I

OUTFS) and Sleep Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x06

FSC_1

[7:0]

R/W

0x00

Sets the TxDAC I

OUTFS current between 8 mA and 31 mA (default = 20 mA).

OUTFS = 0.0226 × FSC[9:0] + 8.58, where FSC = 0 to 1023.

0x07

FSC_2

[1:0]

R/W

0x02

Sleep

R/W

0 = enable DAC output, 1 = disable DAC output (sleep).

TxDAC QUAD-SWITCH MODE OF OPERATION

Table 15. TxDAC Quad-Switch Mode of Operation Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x08

DAC-DEC

[1:0]

R/W

0x00

0x00 = normal baseband mode.

0x01 = return-to-zero mode.

0x02 = mix mode.

DCI PHASE ALIGNMENT STATUS

Table 16. DCI Phase Alignment Status Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x0C

DCI_PRE_PH0

0 = DCI rising edge is after the PRE delayed version of the Phase 0 sampling edge.

1 = DCI rising edge is before the PRE delayed version of the Phase 0 sampling edge.

DCI_PST_PH0

0 = DCI rising edge is after the POST delayed version of the Phase 0 sampling edge.

1 = DCI rising edge is before the POST delayed version of the Phase 0 sampling edge.

SYNC_IN PHASE ALIGNMENT STATUS

Table 17. SYNC_IN Phase Alignment Status Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x0D

SYNC_IN_PH90

0 = SYNCIN rising edge is after Phase 90 sampling edge.

1 = SYNCIN rising edge is before Phase 90 sampling edge.

SYNC_IN_PH0

0 = SYNCIN rising edge is after Phase 0 sampling edge.

1 = SYNCIN rising edge is before Phase 0 sampling edge.

DATA RECEIVER CONTROLLER CONFIGURATION

Table 18. Data Receiver Controller Configuration Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

0x10

SYNC_FLG_RST

Sync controller flag reset. Write 1 followed by 0 to reset flags.

SYNC_LOOP_ON

R/W

0 = disable, 1 = enable. Enable for master only. When enabled, sync controller

generates an IRQ when master falls out of lock and automatically begins

search/track routine.

SYNC_MST/SLV

R/W

Sync controller configuration. 0 = slave, 1 = master.

SYNC_CNT_ENA

R/W

Sync controller enable. 0 = disable, 1 = enable

RCVR_FLG_RST

Data receiver controller flag reset. Write 1 followed by 0 to reset flags.

RCVR_LOOP_ON

R/W

0 = disable, 1 = enable. When enabled, the data receiver controller generates an IRQ;

it falls out of lock and automatically begins a search/track routine.

RCVR_CNT_ENA

R/W

Data receiver controller enabled. 0 = disable, 1 = enable.

AD9739-R2-EBZ 数据表(PDF) 25 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

AD9739-R2-EBZ 数据表(PDF) 25 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载