AR8327-AL1A-R datasheet(87/394 Pages) ETC2

87 / 394 page

Atheros Communications, Inc.

AR8327/AR8327N Seven-port Gigabit Ethernet

Switch

•

87

Table 3-42 summarizes the SGMII_CTRL Register.

Table 3-42.

SGMII Control Register

Bit

R/W

Inital

Value

Mnemonic

Description

R/W

full_duplex_25m

Full_duplex in the base-page of base-x for Auto-

Negotiation.

R/W

half_duplex_25m

half_duplex in the base-page of base-x for Auto-

Negotiation.

29:28

R/W

Remote_fault_25m

Remote_fault[1:0] in the base-page of base-x for

Auto-Negotiation. Generated by the remote_fault

logic internal MAC.

R/W

Next_page_25m

Next_page index in the base-page of base-x and

SGMII PHY/MAC for Auto-Negotiation.

R/W

pause_25m

pause in the base-page of base-x and SGMII-PHY/

MAC for Auto-Negotiation. This part is not

included in the standard for SGMII.

R/W

asym_pause_25m

asym_pause in the base-page of base-x and SGMII-

PHY/MAC for Auto-Negotiation. This part is not

included in the standard for SGMII.

R/W

Pause_sg_tx_en_25m

Enable transmitting pause in the base-page of base-

x and SGMII-PHY/MAC for Auto-Negotiation.

23:22

R/W

mode_ctrl_25m

Mode_ctrl signal for mode selection among BASE-

X(2'h0), SGMII-PHY(2'h1), .and SGMII-MAC(2'h2).

R/W

Mr_loopback,

force_speed

Indicate loopback from MII register of cooper PHY.

And Force speed control signal.

R/W

mr_reg4_ch_25m

Indicate register 4 has changed.

R/W

auto_lpi_25m

When rx_lpi_active active for once, the register will

latch this to indicate that the link-partner.

R/W

Prbs_en

Enable serdes prbs test function.

R/W

Sgmii_th_los[1]

Combined with bit15,

Signal detection threshold setting control

00, default; 01, -2dB; 10/11, +2dB

R/W

Dis_auto_lpi_25m

Disable the auto-detect link-partner's az ability.

R/W

Sgmii_th_los[0]

Same as bit17

14:13

R/W

sgmii_cdr_bw

CDR digital accumulator length control

00: +/-0, 01 : +/-2, 10: +/-4, 11: +/-8

12:10

R/W

3’b001

sgmii_txdr_ctrl

Default = 001

000, driver output Vdiff,pp=500mv

001, 600mv; 010, 700mv; 011, 800mv; 100, 900mv;

101, 1v; 110, 1.1v; 111, 1.2v

9:8

R/W

sgmii_fiber_mode

00, not in fiber mode

01, Reserved

10, Reserved

11, 1000Base-FX mode

R/W

sgmii_sel_clk125m

0, sgmii_clk125m_rx_delay is not delayed

1, sgmii_clk125m_rx_delay is delayed by 2ns

AR8327-AL1A-R 数据表(PDF) 87 Page - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 87 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载