数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR8327-AL1A-R 数据表(PDF) 59 Page - List of Unclassifed Manufacturers

部件名 AR8327-AL1A-R
功能描述  Seven-port Gigabit Ethernet Switch
PDF  394 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 59 Page - List of Unclassifed Manufacturers

Back Button AR8327-AL1A-R Datasheet HTML 55Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 56Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 57Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 58Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 59Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 60Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 61Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 62Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 63Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 394 page
background image
Atheros Communications, Inc.
AR8327/AR8327N Seven-port Gigabit Ethernet
Switch
59
3.2.1
MASK_CTRL
Address: 0x0000
HW RST
Table 3-4 summarizes the Mask Control Registers.
NOTE: This register can only be reset by a hardware reset.
3.2.2
PORT0 PAD MODE CTRL
Address: 0x0004
HW RST
Table 3-5 summarizes the PORT0 PAD MODE CTRL Registers
Table 3-4.
Master Control Register
Bit
R/W
Inital
Value
Mnemonic
Description
31
W/SC
0
SOFT_RET
1’b1: software reset.
This bit is set by the sofware to initate the
hardware. It should be slef-cleared by the
hardware after the initialization is done.
30:17
R/O
0
Reserved
16
R/W
0
LOAD_EEPROM
load EEPROM enable. This bit is set to
automatically load registers from an EEPROM. It
should be cleared after the loading is complete.
15:8
RO
0x12
DEVICE_ID
Device identifier
7:0
RO
0x02
REV_ID
Revision identifier
Table 3-5.
PORT0 PAD MODE CTRL Register
Bit
R/W
Inital
Value
Mnemonic
Description
31:27
R/O
0
Reserved
26
R/W
0
Mac0_rgmii_en
1'b1 mac0 connected to cpu through RGMII
interface
25
R/W
0
Mac0_rgmii_txclk_delay_en
1'b1 RGMII interface txclk(input from cpu)
will be delay, delay value depend on
bit23:bit22
24
R/W
0
Mac0_rgmii_rxclk_delay_en
1'b1 RGMII interface rxclk will be delay,
1000M: delay 2ns output to cpu
10/100M: delay value depend on
bit21:bit20
23:22
R/W
0
Mac0_rgmii_txclk_delay_sel
2'b11 ~ 2'b00
Control the delay value of RGMII interface
txclk,2'b11 has the max delay
21:20
R/W
0
Mac0_rgmii_rxclk_delay_sel
2'b11 ~ 2'b00
Control the delay value of RGMII interface
rxclk,2'b11 has the max delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com