数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AR8327-AL1A-R 数据表(PDF) 72 Page - List of Unclassifed Manufacturers

部件名 AR8327-AL1A-R
功能描述  Seven-port Gigabit Ethernet Switch
PDF  394 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 72 Page - List of Unclassifed Manufacturers

Back Button AR8327-AL1A-R Datasheet HTML 68Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 69Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 70Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 71Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 72Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 73Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 74Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 75Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 76Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 394 page
background image
72 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch
Atheros Communications, Inc.
72 • June 2011
COMPANY CONFIDENTIAL
Table 3-18 summerized the BIST_RECOVER Register.
3.2.16
SERVICE_TAG
Address 0x0048
SFT&HW RST
Table 3-19 summerizes the SERVICE_TAG Register.
3.2.17
LED_CTRL0
Address 0x0050
HW RST
Table 3-20 summerizes LED_CTRL0 Register 0.
3.2.18
LED_CTRL1
Address 0x0054
HW RST
Table 3-18.
Bist Recover Register
Bit
R/W
Inital
Value
Mnemonic
Description
31
R/W
0
BIST_RECOVER_EN
1'b1: enable hardware recover data
memory mbist error.
30:13
R/O
0
RESERVED
12:0
R/W
0
BIST_RECOVER_ADDR
Bist test error address of memory.
Table 3-19.
Service TAG Register
Bit
R/W
Inital
Value
Mnemonic
Description
31:18
R/W
0
RESERVED
17
R/W
0
SWITCH_STAG_MODE
Select switch work vlan mode.
1'b1: S-TAG mode
1'b0: C-TAG mode
16
R/O
0
RESERVED
15:0
R/W
0
SERVICE_TAG
This 16-bits is used to identify the
SERVICE tagged frame. When core
port is enabled.
Table 3-20.
LED Control Register 0
Bit
R/W
Inital
Value
Mnemonic
Description
31:16
R/W
0xCC35
LED_CTRL_RULE_1
PHY4 LED0 control rule
15:0
R/W
0xCC35
LED_CTRL_RULE_0
PHY0 ~PHY3 LED0 control rule



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com